<?xml version="1.0" encoding="utf-8"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>ngs &#x2013; /fpga/current/interrupts/</title><description>WebSVN RSS feed &#x2013; ngs</description><lastBuildDate>Thu, 16 Apr 2026 15:20:58 +0300</lastBuildDate><generator>WebSVN 2.8.5-DEV</generator><language>en</language><link>http://svn.zxevo.ru/log.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;max=20&amp;</link><atom:link href="http://svn.zxevo.ru/rss.php?repname=ngs&amp;path=/fpga/current/interrupts/&amp;isdir=1&amp;" rel="self" type="application/rss+xml" />
<item><pubDate>Tue, 21 May 2013 11:03:53 +0400</pubDate><dc:creator>lvd</dc:creator><title>Rev 102 – fixed interrupt bug, sd-mp3 dma seems to work in SDMP3_TEST ...</title><description>&lt;div&gt;&lt;strong&gt;lvd – 3 file(s) modified&lt;/strong&gt;&lt;br/&gt;fixed interrupt bug, sd-mp3 dma seems to work in SDMP3_TEST config and sdmp3_test.s src&lt;/div&gt;~ /fpga/current/interrupts/interrupts.v&lt;br /&gt;~ /fpga/current/tb/mp3.v&lt;br /&gt;~ /fpga/current/tb/wave.do&lt;br /&gt;</description><link>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=102</link><guid>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=102</guid></item>
<item><pubDate>Fri, 10 May 2013 14:20:05 +0400</pubDate><dc:creator>lvd</dc:creator><title>Rev 93 – tested timer, built FPGA firmware with it</title><description>&lt;div&gt;&lt;strong&gt;lvd – 10 file(s) modified&lt;/strong&gt;&lt;br/&gt;tested timer, built FPGA firmware with it&lt;/div&gt;~ /fpga/current/interrupts/interrupts.v&lt;br /&gt;~ /fpga/current/quartus/main.qsf&lt;br /&gt;~ /fpga/current/quartus/main.rbf&lt;br /&gt;~ /fpga/current/quartus/main.sof&lt;br /&gt;~ /fpga/current/SPECS&lt;br /&gt;~ /fpga/current/tb/Makefile&lt;br /&gt;~ /fpga/current/tb/rom_loader.s&lt;br /&gt;+ /fpga/current/tb/s&lt;br /&gt;+ /fpga/current/tb/timer_test.s&lt;br /&gt;~ /fpga/current/tb/wave.do&lt;br /&gt;</description><link>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=93</link><guid>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=93</guid></item>
<item><pubDate>Thu, 09 May 2013 20:51:14 +0400</pubDate><dc:creator>lvd</dc:creator><title>Rev 92 – used tv80 instead of T80</title><description>&lt;div&gt;&lt;strong&gt;lvd – 13 file(s) modified&lt;/strong&gt;&lt;br/&gt;used tv80 instead of T80&lt;/div&gt;~ /fpga/current/interrupts/interrupts.v&lt;br /&gt;~ /fpga/current/tb/c&lt;br /&gt;~ /fpga/current/tb/rom_loader.s&lt;br /&gt;+ /fpga/current/tb/wave.do&lt;br /&gt;+ /fpga/current/tb/z80/t80_latest.tar.gz&lt;br /&gt;+ /fpga/current/tb/z80/tv80n.v&lt;br /&gt;+ /fpga/current/tb/z80/tv80s.v&lt;br /&gt;+ /fpga/current/tb/z80/tv80_alu.v&lt;br /&gt;+ /fpga/current/tb/z80/tv80_core.v&lt;br /&gt;+ /fpga/current/tb/z80/tv80_latest.tar.gz&lt;br /&gt;+ /fpga/current/tb/z80/tv80_mcode.v&lt;br /&gt;+ /fpga/current/tb/z80/tv80_reg.v&lt;br /&gt;~ /fpga/current/tb/z80/z80.v&lt;br /&gt;</description><link>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=92</link><guid>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=92</guid></item>
<item><pubDate>Thu, 09 May 2013 18:22:45 +0400</pubDate><dc:creator>lvd</dc:creator><title>Rev 91 – testbench started to work, T80 int ack cycle is wrong</title><description>&lt;div&gt;&lt;strong&gt;lvd – 13 file(s) modified&lt;/strong&gt;&lt;br/&gt;testbench started to work, T80 int ack cycle is wrong&lt;/div&gt;~ /docs/ports.inc&lt;br /&gt;~ /fpga/current/interrupts/timer.v&lt;br /&gt;~ /fpga/current/quartus/main.qsf&lt;br /&gt;~ /fpga/current/sound/sound_main.v&lt;br /&gt;~ /fpga/current/tb/c&lt;br /&gt;+ /fpga/current/tb/Makefile&lt;br /&gt;~ /fpga/current/tb/ram.v&lt;br /&gt;+ /fpga/current/tb/rom.v&lt;br /&gt;+ /fpga/current/tb/rom_loader.s&lt;br /&gt;~ /fpga/current/tb/tb.v&lt;br /&gt;~ /fpga/current/tb/z80/z80.v&lt;br /&gt;~ /fpga/current/top.v&lt;br /&gt;~ /fpga/current/zxbus/zxbus.v&lt;br /&gt;</description><link>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=91</link><guid>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=91</guid></item>
<item><pubDate>Mon, 06 May 2013 12:55:54 +0400</pubDate><dc:creator>lvd</dc:creator><title>Rev 88 – fixed typos in added functionality, not tested yet</title><description>&lt;div&gt;&lt;strong&gt;lvd – 6 file(s) modified&lt;/strong&gt;&lt;br/&gt;fixed typos in added functionality, not tested yet&lt;/div&gt;~ /fpga/current/interrupts/interrupts.v&lt;br /&gt;~ /fpga/current/interrupts/timer.v&lt;br /&gt;~ /fpga/current/ports/ports.v&lt;br /&gt;~ /fpga/current/quartus/main.qsf&lt;br /&gt;~ /fpga/current/quartus/main.rbf&lt;br /&gt;~ /fpga/current/quartus/main.sof&lt;br /&gt;</description><link>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=88</link><guid>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=88</guid></item>
<item><pubDate>Mon, 06 May 2013 12:48:32 +0400</pubDate><dc:creator>lvd</dc:creator><title>Rev 87 – started adding interrupt controller and timer</title><description>&lt;div&gt;&lt;strong&gt;lvd – 5 file(s) modified&lt;/strong&gt;&lt;br/&gt;started adding interrupt controller and timer&lt;/div&gt;~ /fpga/current/interrupts/interrupts.v&lt;br /&gt;+ /fpga/current/interrupts/timer.v&lt;br /&gt;~ /fpga/current/ports/ports.v&lt;br /&gt;+ /fpga/current/SPECS&lt;br /&gt;~ /fpga/current/top.v&lt;br /&gt;</description><link>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=87</link><guid>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=87</guid></item>
<item><pubDate>Thu, 25 Nov 2010 00:20:25 +0300</pubDate><dc:creator>lvd</dc:creator><title>Rev 61 – started refucktoring code and adding new features to FPGA. now ...</title><description>&lt;div&gt;&lt;strong&gt;lvd – 15 file(s) modified&lt;/strong&gt;&lt;br/&gt;started refucktoring code and adding new features to FPGA.&lt;br /&gt;
now fpga/current is head of development (not checked yet)&lt;/div&gt;+ /fpga/current &lt;i&gt;(copied from /fpga/fpgaF_dma2@60)&lt;/i&gt;&lt;br /&gt;+ /fpga/current/common/spi.v &lt;i&gt;(copied from /fpga/fpgaF_dma2/common/spi2.v@60)&lt;/i&gt;&lt;br /&gt;x /fpga/current/common/spi2.v&lt;br /&gt;/fpga/current/dma/dma_zx.v &lt;i&gt;(copied from /fpga/fpgaF_dma2/dma/dma_zx2.v@60)&lt;/i&gt;&lt;br /&gt;x /fpga/current/dma/dma_zx2.v&lt;br /&gt;x /fpga/current/dma/dma_zx_old.v&lt;br /&gt;x /fpga/current/main.v&lt;br /&gt;~ /fpga/current/quartus/main.qsf&lt;br /&gt;x /fpga/current/quartus/main.qws&lt;br /&gt;~ /fpga/current/readme.txt&lt;br /&gt;+ /fpga/current/sound/sound_dac.v &lt;i&gt;(copied from /fpga/fpgaF_dma2/sound/sound_dac2.v@60)&lt;/i&gt;&lt;br /&gt;x /fpga/current/sound/sound_dac2.v&lt;br /&gt;+ /fpga/current/sound/sound_main.v &lt;i&gt;(copied from /fpga/fpgaF_dma2/sound/sound_main2.v@60)&lt;/i&gt;&lt;br /&gt;x /fpga/current/sound/sound_main2.v&lt;br /&gt;+ /fpga/current/top.v &lt;i&gt;(copied from /fpga/fpgaF_dma2/main.v@60)&lt;/i&gt;&lt;br /&gt;</description><link>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=61</link><guid>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=61</guid></item>
<item><pubDate>Sat, 21 Nov 2009 21:52:10 +0300</pubDate><dc:creator>lvd</dc:creator><title>Rev 2 – Just files, which all was forgotten in initial commit</title><description>&lt;div&gt;&lt;strong&gt;lvd – 75 file(s) modified&lt;/strong&gt;&lt;br/&gt;Just files, which all was forgotten in initial commit&lt;/div&gt;+ /fpga/fpgaF_dma2&lt;br /&gt;+ /fpga/fpgaF_dma2/common&lt;br /&gt;+ /fpga/fpgaF_dma2/common/mem512b.v&lt;br /&gt;+ /fpga/fpgaF_dma2/common/resetter.v&lt;br /&gt;+ /fpga/fpgaF_dma2/common/spi2.v&lt;br /&gt;+ /fpga/fpgaF_dma2/common/spi2_modelled.png&lt;br /&gt;+ /fpga/fpgaF_dma2/common/spi2_modelled.zip&lt;br /&gt;+ /fpga/fpgaF_dma2/dma&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_access.png&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_access.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_registers.txt&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_sd.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_sequencer.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_sequencer2.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_zx.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_zx2.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/dma_zx_old.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/dbg1.do&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/dma.cr.mti&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/dma.mpf&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/ram.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/rom.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/t80.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/T80a.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/t80_alu.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/T80_MCode.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/T80_Pack.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/T80_Reg.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/T80_RegX.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/tb_dma1.cr.mti&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/tb_dma1.do&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/tb_dma1.mpf&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/tb_dma1.png&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/tb_dma1.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/tb_dma2.do&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/tb_dma2.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/modelsim/wave.bmp&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/rr_arbiter_tb.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim/d.do&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim/dma_tester.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim/rr_arbiter_tb.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim/tb_4way.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim/tb_dma1.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim/tb_dma2.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim/wave.do&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/ram.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/rom.v&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/t80.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/T80a.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/t80_alu.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/T80_MCode.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/T80_Pack.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/T80_Reg.vhd&lt;br /&gt;+ /fpga/fpgaF_dma2/dma/sim_models/T80_RegX.vhd_DONT_COMPILE_ME&lt;br /&gt;+ /fpga/fpgaF_dma2/interrupts&lt;br /&gt;+ /fpga/fpgaF_dma2/interrupts/interrupts.v&lt;br /&gt;+ /fpga/fpgaF_dma2/main.v&lt;br /&gt;+ /fpga/fpgaF_dma2/memmap&lt;br /&gt;+ /fpga/fpgaF_dma2/memmap/memmap.v&lt;br /&gt;+ /fpga/fpgaF_dma2/ports&lt;br /&gt;+ /fpga/fpgaF_dma2/ports/ports.v&lt;br /&gt;+ /fpga/fpgaF_dma2/quartus&lt;br /&gt;+ /fpga/fpgaF_dma2/quartus/main.qpf&lt;br /&gt;+ /fpga/fpgaF_dma2/quartus/main.qsf&lt;br /&gt;+ /fpga/fpgaF_dma2/quartus/main.qws&lt;br /&gt;+ /fpga/fpgaF_dma2/readme.txt&lt;br /&gt;+ /fpga/fpgaF_dma2/sound&lt;br /&gt;+ /fpga/fpgaF_dma2/sound/sound_dac2.v&lt;br /&gt;+ /fpga/fpgaF_dma2/sound/sound_main2.v&lt;br /&gt;+ /fpga/fpgaF_dma2/sound/sound_mulacc.v&lt;br /&gt;+ /fpga/fpgaF_dma2/zxbus&lt;br /&gt;+ /fpga/fpgaF_dma2/zxbus/zxbus.v&lt;br /&gt;</description><link>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=2</link><guid>http://svn.zxevo.ru/revision.php?repname=ngs&amp;path=%2Ffpga%2Fcurrent%2Finterrupts%2F&amp;isdir=1&amp;rev=2</guid></item>
</channel></rss>