Top secrets sources NedoPC zxusbnet

Rev

Show changed files | Details | Compare with Previous | Blame | RSS feed

Filtering Options

Rev Age Author Path Log message Diff
82 2017-11-12 01:47:02 lvd /branches/newclk/cpld/rtl/top.v zxiznet: newclk: sim debugging  
81 2017-11-01 17:06:25 lvd /branches/newclk/cpld/rtl/top.v zxiznet: newclk: changing design  
80 2017-10-31 16:00:04 lvd /branches/newclk/cpld/rtl/top.v zxiznet: newclk: changing design  
79 2017-10-31 15:20:04 lvd /branches/newclk/cpld/rtl/top.v zxiznet: making branch for new clocking/filtering system  
72 2017-09-19 13:30:36 lvd /branches/newclk/cpld/rtl/top.v trunk: added clocked filter, patched testbench to pass tests with that filter  
70 2017-09-18 00:15:06 dimkam /branches/newclk/cpld/rtl/top.v patch  
62 2013-10-03 10:16:04 lvd /branches/newclk/cpld/rtl/top.v zxiznet: trunk now is without bugfixes, all bugfixes is in branch/ dir  
60 2013-10-03 10:12:41 lvd /branches/newclk/cpld/rtl/top.v zxiznet: dir structure  
59 2013-10-03 10:09:34 lvd /branches/newclk/cpld/rtl/top.v zxiznet: trying to fix glitches...  
58 2013-09-22 20:18:15 lvd /branches/newclk/cpld/rtl/top.v zxiznet: partially removed glitch problem by adding filters to cpld design, more glitches to kill  
32 2012-11-11 22:20:16 lvd /branches/newclk/cpld/rtl/top.v added port access to w5300 (HDL code, testbench, specs all updated)  
25 2012-11-03 23:41:28 lvd /branches/newclk/cpld/rtl/top.v added USB master/slave switching circuits, changed HDL to buffer databus, removed BRDY read from specs  
23 2012-10-31 11:25:00 lvd /branches/newclk/cpld/rtl/top.v updated verilog code according to new specs  
13 2012-10-13 19:38:42 lvd /branches/newclk/cpld/rtl/top.v initial verilog code and quartus project (not tested\!)  
9 2012-10-10 20:05:06 lvd /branches/newclk/cpld/rtl/top.v updated specs a bit, started cpld project