pentevo
ngs
zxusbnet
tsfmpro
BK_REmulator
BK_kbd
BlueGrey
calm
Elegant
Català-Valencià – Catalan
中文 – Chinese (Simplified)
中文 – Chinese (Traditional)
Česky – Czech
Dansk – Danish
Nederlands – Dutch
English – English
Suomi – Finnish
Français – French
Deutsch – German
עברית – Hebrew
हिंदी – Hindi
Magyar – Hungarian
Bahasa Indonesia – Indonesian
Italiano – Italian
日本語 – Japanese
한국어 – Korean
Македонски – Macedonian
मराठी – Marathi
Norsk – Norwegian
Polski – Polish
Português – Portuguese
Português – Portuguese (Brazil)
Русский – Russian
Slovenčina – Slovak
Slovenščina – Slovenian
Español – Spanish
Svenska – Swedish
Türkçe – Turkish
Українська – Ukrainian
Oëzbekcha – Uzbek
Top secrets sources NedoPC
ngs
(root)
/
cpld/
– Rev 122
Rev
Hide changed files
|
Directory listing
|
RSS feed
Filtering Options
From rev
To rev
Max revs
Search history for
Show All
Clear current filter
Rev
Age
Author
Path
Log message
Diff
Changes
122
2014-05-18 15:36:48
lvd
/cpld/cpld6_revC_onlyclock/
ngs: added onlyclock version of CPLD for rev.C board
/cpld/cpld6_revC_onlyclock
/cpld/cpld6_revC_onlyclock/sim
/cpld/cpld6_revC_onlyclock/test1.cvwf
/cpld/cpld6_revC_onlyclock/GS_cpld.pof
/cpld/cpld6_revC_onlyclock/GS_cpld.v
66
2011-01-17 02:12:30
lvd
/cpld/cpld5_buf/
cpld: fix by CHRV for no glitches
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.qsf
/cpld/cpld5_buf/sim/gate/GS_cpld.vo
/cpld/cpld5_buf/sim/gate/GS_cpld_v.sdo
60
2010-11-23 12:13:09
lvd
/
rebuilt both cpld5 and fpgaF with Q72, updated a little NGS_prm
/docs/NGS_prm/NGS_prm2.odt
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.qsf
/cpld/cpld5_buf/sim/gate/GS_cpld.vo
/cpld/cpld5_buf/sim/gate/GS_cpld_v.sdo
/docs/NGS_prm/NGS_prm.odt
/fpga/fpgaF_dma2/quartus/main.qsf
/fpga/fpgaF_dma2/quartus/main.rbf
/fpga/fpgaF_dma2/quartus/main.sof
58
2010-09-25 12:15:49
lvd
/
cpld5_buf: recompiled with slow slew rate; added ramtests (fast and slow, slow for many freqs, fast for 24 only)
/fpga/ramtest_revC_fast
/fpga/ramtest_revC_fast/main.v
/fpga/ramtest_revC_fast/mem_tester
/fpga/ramtest_revC_fast/mem_tester/mem_tester.v
/fpga/ramtest_revC_fast/quartus
/fpga/ramtest_revC_fast/quartus/main.qpf
/fpga/ramtest_revC_fast/quartus/main.qsf
/fpga/ramtest_revC_fast/quartus/main.qws
/fpga/ramtest_revC_fast/quartus/main.rbf
/fpga/ramtest_revC_fast/quartus/main.sof
/fpga/ramtest_revC_fast/resetter
/fpga/ramtest_revC_fast/resetter/resetter.v
/fpga/ramtest_revC_fast/rnd_vec_gen
/fpga/ramtest_revC_fast/rnd_vec_gen/rnd_vec_gen.v
/fpga/ramtest_revC_fast/sim
/fpga/ramtest_revC_fast/sim/c
/fpga/ramtest_revC_fast/sim/d
/fpga/ramtest_revC_fast/sim/l
/fpga/ramtest_revC_fast/sim/s
/fpga/ramtest_revC_fast/sim/tb.v
/fpga/ramtest_revC_fast/sim/vlog.opt
/fpga/ramtest_revC_fast/sim/wave.do
/fpga/ramtest_revC_fast/sram_control
/fpga/ramtest_revC_fast/sram_control/sram_control.v
/fpga/ramtest_revC_slow
/fpga/ramtest_revC_slow/quartus/10mhz.sof
/fpga/ramtest_revC_slow/quartus/12mhz.sof
/fpga/ramtest_revC_slow/quartus/20mhz.sof
/fpga/ramtest_revC_slow/quartus/24mhz.sof
/fpga/ramtest_revC
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.qsf
/cpld/cpld5_buf/sim/gate/GS_cpld.vo
/cpld/cpld5_buf/sim/gate/GS_cpld_v.sdo
49
2010-07-26 08:49:05
lvd
/cpld/cpld5_buf/
updated pinout of CPLD for current .sch
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.qsf
/cpld/cpld5_buf/sim/gate/GS_cpld.vo
/cpld/cpld5_buf/sim/gate/GS_cpld_v.sdo
40
2010-05-15 13:07:59
chrv
/cpld/cpld5_buf/
pin assigment (equal sch)
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.qsf
/cpld/cpld5_buf/sim/gate/GS_cpld.vo
/cpld/cpld5_buf/sim/gate/GS_cpld_v.sdo
37
2010-04-29 22:32:25
lvd
/cpld/cpld5_buf/sim/
gate-level passes test!
/cpld/cpld5_buf/sim/tb.v
/cpld/cpld5_buf/sim/wave.do
34
2010-04-21 23:23:36
lvd
/cpld/cpld5_buf/
next iteration...
/cpld/cpld5_buf/GS_cpld.v
/cpld/cpld5_buf/sim/tb.v
/cpld/cpld5_buf/sim/wave.do
33
2010-04-20 11:33:19
lvd
/cpld/cpld5_buf/sim/
small correctons; gate level does not work yet
/cpld/cpld5_buf/sim/s.bat
/cpld/cpld5_buf/sim/tb.v
32
2010-04-19 10:00:38
lvd
/cpld/cpld5_buf/sim/
small update to filelist in cpld_buf/sim
/cpld/cpld5_buf/sim/vlog-gate.opt
/cpld/cpld5_buf/sim/cg.bat
31
2010-04-19 01:24:11
lvd
/cpld/cpld5_buf/sim/
small update to previous
/cpld/cpld5_buf/sim/cg
/cpld/cpld5_buf/sim/s
30
2010-04-19 01:05:31
lvd
/cpld/cpld5_buf/
testbench for cpld_buf finished and works with rtl, todo: run testbench on gate-level
/cpld/cpld5_buf/sim/gate/max_atoms.v
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/sim/gate/GS_cpld.vo
/cpld/cpld5_buf/sim/gate/GS_cpld_v.sdo
/cpld/cpld5_buf/sim/tb.v
29
2010-04-16 00:57:41
lvd
/cpld/cpld5_buf/sim/
cpld tb up to fpga handover
/cpld/cpld5_buf/sim/tb.v
/cpld/cpld5_buf/sim/wave.do
28
2010-04-15 01:04:37
lvd
/cpld/cpld5_buf/
testbench update in progress...
/cpld/cpld5_buf/GS_cpld.v
/cpld/cpld5_buf/sim/tb.v
27
2010-04-14 10:28:14
lvd
/
rommap test done for rtl
/cpld/cpld5_buf/sim/tb.v
/pcad/revC/NeoGS.sch
26
2010-04-12 10:35:28
lvd
/cpld/cpld5_buf/sim/
same as below
/cpld/cpld5_buf/sim/tb.v
/cpld/cpld5_buf/sim/wave.do
25
2010-04-09 23:26:34
lvd
/cpld/cpld5_buf/
writing testbench for cpld_buf in progress
/cpld/cpld5_buf/sim/GS_3032.txt
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.qsf
/cpld/cpld5_buf/GS_cpld.v
/cpld/cpld5_buf/sim/tb.v
/cpld/cpld5_buf/sim/wave.do
/cpld/cpld5_buf/test1.cvwf
24
2010-04-08 08:40:44
lvd
/cpld/cpld5_buf/sim/
clock switcher testbench
/cpld/cpld5_buf/sim/clocker_sim.v
/cpld/cpld5_buf/sim/tb.v
23
2010-04-07 23:58:41
lvd
/cpld/cpld5_buf/sim/
Qua simulator suxx: using modelsim
/cpld/cpld5_buf/sim
/cpld/cpld5_buf/sim/c
/cpld/cpld5_buf/sim/c.bat
/cpld/cpld5_buf/sim/cg
/cpld/cpld5_buf/sim/cg.bat
/cpld/cpld5_buf/sim/clocker_sim.v
/cpld/cpld5_buf/sim/d
/cpld/cpld5_buf/sim/d.bat
/cpld/cpld5_buf/sim/gate
/cpld/cpld5_buf/sim/gate/GS_cpld.vo
/cpld/cpld5_buf/sim/gate/GS_cpld_v.sdo
/cpld/cpld5_buf/sim/l
/cpld/cpld5_buf/sim/l.bat
/cpld/cpld5_buf/sim/s
/cpld/cpld5_buf/sim/s.bat
/cpld/cpld5_buf/sim/tb.v
/cpld/cpld5_buf/sim/vlog.opt
/cpld/cpld5_buf/sim/wave.do
22
2010-04-04 12:38:56
lvd
/cpld/cpld5_buf/
testing of cpld_buf begins
/cpld/cpld5_buf/test1.cvwf
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.qsf
/cpld/cpld5_buf/GS_cpld.v
20
2010-03-21 20:51:29
lvd
/
revC schematics updated, cpld5_buf updated for rev.C board: no checking, no pinmapping yet
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.v
/pcad/revC/NeoGS.sch
/pcad/revC/none.txt
18
2010-03-18 13:04:41
lvd
/
Some suggestions
/cpld/cpld5_buf/GS_cpld.v
/pcad/revC/NeoGS.sch
/pcad/revC/none.txt
17
2010-03-18 01:18:08
lvd
/
start of big changes in cpld5_buf and revC schematics \(probably\)
/cpld/cpld5_buf/GS_cpld.pof
/cpld/cpld5_buf/GS_cpld.qpf
/cpld/cpld5_buf/GS_cpld.qsf
/cpld/cpld5_buf/GS_cpld.v
/pcad/revC/74_74LCX245.pdf
/pcad/revC/none.txt
/cpld/cpld5_buf/GS_3032.fit.summary
/cpld/cpld5_buf/GS_3032.map.summary
/cpld/cpld5_buf/GS_3032.qpf
/cpld/cpld5_buf/GS_3032.qsf
/cpld/cpld5_buf/GS_3032.tan.summary
/cpld/cpld5_buf/GS_3032.v
/pcad/revC/NeoGS.sch
/pcad/revC/todo.txt
12
2009-12-20 21:11:25
lvd
/cpld/cpld5_buf/
added cpld variant for buffering Z80 busses to 3v memory
/cpld/cpld5_buf
/cpld/cpld5_buf/GS_3032.fit.summary
/cpld/cpld5_buf/GS_3032.map.summary
/cpld/cpld5_buf/GS_3032.qpf
/cpld/cpld5_buf/GS_3032.qsf
/cpld/cpld5_buf/GS_3032.tan.summary
/cpld/cpld5_buf/GS_3032.v
/cpld/cpld5_buf/clocker.bdf
5
2009-11-27 00:19:09
lvd
/
Most porject files and docs added. Warning: ngs/docs has 24Mb size
/cpld/README
/fpga/README
3
2009-11-21 22:00:55
lvd
/
CPLD files and some older FPGA projects added
/cpld
/cpld/cpld3_onlyclock
/cpld/cpld3_onlyclock/GS_3032.pof
/cpld/cpld3_onlyclock/GS_3032.qpf
/cpld/cpld3_onlyclock/GS_3032.qsf
/cpld/cpld3_onlyclock/GS_3032.qws
/cpld/cpld3_onlyclock/GS_3032.v
/cpld/cpld3_onlyclock/clocker.bdf
/cpld/cpld4_fullcase
/cpld/cpld4_fullcase/GS_3032.pof
/cpld/cpld4_fullcase/GS_3032.qpf
/cpld/cpld4_fullcase/GS_3032.qsf
/cpld/cpld4_fullcase/GS_3032.qws
/cpld/cpld4_fullcase/GS_3032.v
/cpld/cpld4_fullcase/clocker.bdf
/fpga/fpgaC_release
/fpga/fpgaC_release/common
/fpga/fpgaC_release/common/mem512b.v
/fpga/fpgaC_release/common/resetter.v
/fpga/fpgaC_release/common/spi.v
/fpga/fpgaC_release/interrupts
/fpga/fpgaC_release/interrupts/interrupts.v
/fpga/fpgaC_release/main.v
/fpga/fpgaC_release/memmap
/fpga/fpgaC_release/memmap/memmap.v
/fpga/fpgaC_release/ports
/fpga/fpgaC_release/ports/ports.v
/fpga/fpgaC_release/quartus
/fpga/fpgaC_release/quartus/main.qpf
/fpga/fpgaC_release/quartus/main.qsf
/fpga/fpgaC_release/quartus/main.qws
/fpga/fpgaC_release/quartus/main.rbf
/fpga/fpgaC_release/quartus/main.sof
/fpga/fpgaC_release/sound
/fpga/fpgaC_release/sound/sound_dac2.v
/fpga/fpgaC_release/sound/sound_main2.v
/fpga/fpgaC_release/sound/sound_mulacc.v
/fpga/fpgaC_release/zxbus
/fpga/fpgaC_release/zxbus/zxbus.v
/fpga/fpgaD_release
/fpga/fpgaD_release/common
/fpga/fpgaD_release/common/mem512b.v
/fpga/fpgaD_release/common/resetter.v
/fpga/fpgaD_release/common/spi2.v
/fpga/fpgaD_release/common/spi2_modelled.png
/fpga/fpgaD_release/common/spi2_modelled.zip
/fpga/fpgaD_release/interrupts
/fpga/fpgaD_release/interrupts/interrupts.v
/fpga/fpgaD_release/main.v
/fpga/fpgaD_release/memmap
/fpga/fpgaD_release/memmap/memmap.v
/fpga/fpgaD_release/ports
/fpga/fpgaD_release/ports/ports.v
/fpga/fpgaD_release/quartus
/fpga/fpgaD_release/quartus/main.qpf
/fpga/fpgaD_release/quartus/main.qsf
/fpga/fpgaD_release/quartus/main.qws
/fpga/fpgaD_release/quartus/main.rbf
/fpga/fpgaD_release/quartus/main.sof
/fpga/fpgaD_release/readme.txt
/fpga/fpgaD_release/sound
/fpga/fpgaD_release/sound/sound_dac2.v
/fpga/fpgaD_release/sound/sound_main2.v
/fpga/fpgaD_release/sound/sound_mulacc.v
/fpga/fpgaD_release/zxbus
/fpga/fpgaD_release/zxbus/zxbus.v
/fpga/fpgaE_dma
/fpga/fpgaE_dma/common
/fpga/fpgaE_dma/common/mem512b.v
/fpga/fpgaE_dma/common/resetter.v
/fpga/fpgaE_dma/common/spi2.v
/fpga/fpgaE_dma/common/spi2_modelled.png
/fpga/fpgaE_dma/common/spi2_modelled.zip
/fpga/fpgaE_dma/dma
/fpga/fpgaE_dma/dma/dma_access.png
/fpga/fpgaE_dma/dma/dma_access.v
/fpga/fpgaE_dma/dma/dma_registers.txt
/fpga/fpgaE_dma/dma/dma_sequencer.v
/fpga/fpgaE_dma/dma/dma_sequencer2.v
/fpga/fpgaE_dma/dma/dma_zx.v
/fpga/fpgaE_dma/dma/dma_zx2.v
/fpga/fpgaE_dma/dma/dma_zx_old.v
/fpga/fpgaE_dma/dma/modelsim
/fpga/fpgaE_dma/dma/modelsim/T80.vhd
/fpga/fpgaE_dma/dma/modelsim/T80_ALU.vhd
/fpga/fpgaE_dma/dma/modelsim/T80_MCode.vhd
/fpga/fpgaE_dma/dma/modelsim/T80_Pack.vhd
/fpga/fpgaE_dma/dma/modelsim/T80_Reg.vhd
/fpga/fpgaE_dma/dma/modelsim/T80_RegX.vhd
/fpga/fpgaE_dma/dma/modelsim/T80a.vhd
/fpga/fpgaE_dma/dma/modelsim/dbg1.do
/fpga/fpgaE_dma/dma/modelsim/dma.cr.mti
/fpga/fpgaE_dma/dma/modelsim/dma.mpf
/fpga/fpgaE_dma/dma/modelsim/ram.v
/fpga/fpgaE_dma/dma/modelsim/rom.v
/fpga/fpgaE_dma/dma/modelsim/tb_dma1.cr.mti
/fpga/fpgaE_dma/dma/modelsim/tb_dma1.do
/fpga/fpgaE_dma/dma/modelsim/tb_dma1.mpf
/fpga/fpgaE_dma/dma/modelsim/tb_dma1.png
/fpga/fpgaE_dma/dma/modelsim/tb_dma1.v
/fpga/fpgaE_dma/dma/modelsim/tb_dma2.do
/fpga/fpgaE_dma/dma/modelsim/tb_dma2.v
/fpga/fpgaE_dma/dma/modelsim/vsim.wlf
/fpga/fpgaE_dma/dma/modelsim/wave.bmp
/fpga/fpgaE_dma/interrupts
/fpga/fpgaE_dma/interrupts/interrupts.v
/fpga/fpgaE_dma/main.v
/fpga/fpgaE_dma/memmap
/fpga/fpgaE_dma/memmap/memmap.v
/fpga/fpgaE_dma/ports
/fpga/fpgaE_dma/ports/ports.v
/fpga/fpgaE_dma/quartus
/fpga/fpgaE_dma/quartus/main.qpf
/fpga/fpgaE_dma/quartus/main.qsf
/fpga/fpgaE_dma/quartus/main.qws
/fpga/fpgaE_dma/quartus/main.rbf
/fpga/fpgaE_dma/quartus/main.sof
/fpga/fpgaE_dma/readme.txt
/fpga/fpgaE_dma/sound
/fpga/fpgaE_dma/sound/sound_dac2.v
/fpga/fpgaE_dma/sound/sound_main2.v
/fpga/fpgaE_dma/sound/sound_mulacc.v
/fpga/fpgaE_dma/zxbus
/fpga/fpgaE_dma/zxbus/zxbus.v
/fpga/ramtest_05112008
/fpga/ramtest_05112008/main.v
/fpga/ramtest_05112008/mem_tester
/fpga/ramtest_05112008/mem_tester/mem_tester.v
/fpga/ramtest_05112008/quartus
/fpga/ramtest_05112008/quartus/main.qpf
/fpga/ramtest_05112008/quartus/main.qsf
/fpga/ramtest_05112008/quartus/main.qws
/fpga/ramtest_05112008/quartus/main.rbf
/fpga/ramtest_05112008/quartus/main.sof
/fpga/ramtest_05112008/resetter
/fpga/ramtest_05112008/resetter/resetter.v
/fpga/ramtest_05112008/rnd_vec_gen
/fpga/ramtest_05112008/rnd_vec_gen/rnd_vec_gen.v
/fpga/ramtest_05112008/sram_control
/fpga/ramtest_05112008/sram_control/sram_control.v