Top secrets sources NedoPC pentevo

Rev

Hide changed files | Details | Compare with Previous | Blame | RSS feed

Filtering Options

Rev Age Author Path Log message Diff Changes
918 2020-11-29 18:39:06 lvd /fpga/sdload/ pentevo: initial sdload config (copied from baseconf)  
/fpga/sdload
896 2020-11-14 20:24:33 lvd / pentevo: changing repo structure  
/cfgs
/cfgs/standalone_baseconf
/cfgs/standalone_baseconf/trunk
/cfgs/standalone_baseconf/trunk/README
/fpga/baseconf
/fpga/baseconf/trunk
/fpga/baseconf/trunk/GPL
/fpga/baseconf/trunk/TODO
/fpga/baseconf/trunk/ULAPLUS
/fpga/baseconf/trunk/common
/fpga/baseconf/trunk/dram
/fpga/baseconf/trunk/include
/fpga/baseconf/trunk/mem
/fpga/baseconf/trunk/quartus
/fpga/baseconf/trunk/sim_models
/fpga/baseconf/trunk/sim_top
/fpga/baseconf/trunk/slave
/fpga/baseconf/trunk/sound
/fpga/baseconf/trunk/spihub
/fpga/baseconf/trunk/texts
/fpga/baseconf/trunk/top.v
/fpga/baseconf/trunk/vg93
/fpga/baseconf/trunk/video
/fpga/baseconf/trunk/z80
/fpga/trdemu/trunk
/fpga/trdemu/trunk/TODO
/fpga/trdemu/trunk/ULAPLUS
/fpga/trdemu/trunk/common
/fpga/trdemu/trunk/dram
/fpga/trdemu/trunk/include
/fpga/trdemu/trunk/mem
/fpga/trdemu/trunk/quartus
/fpga/trdemu/trunk/sim_models
/fpga/trdemu/trunk/sim_top
/fpga/trdemu/trunk/slave
/fpga/trdemu/trunk/sound
/fpga/trdemu/trunk/spihub
/fpga/trdemu/trunk/texts
/fpga/trdemu/trunk/top.v
/fpga/trdemu/trunk/vg93
/fpga/trdemu/trunk/video
/fpga/trdemu/trunk/z80
/fpga/trdemu/trunk/zxevo_base_configuration.odt
/fpga/trdemu/trunk/zxevo_fw.bin
200 2010-04-30 01:29:13 lvd /fpga/current/ merged atm_mem to current  
/fpga/current/FIXME
/fpga/current/mem
/fpga/current/sim_top/c
/fpga/current/sim_top/d
/fpga/current/sim_top/l
/fpga/current/sim_top/s
/fpga/current/sim_top/test.rom
/fpga/current/sim_top/testrom.v
/fpga/current/sim_top/zxevo_rom.v
/fpga/current/z80/zdos.v
/fpga/current/quartus/top_fix_ide_maybe.zip
/fpga/current/slave/zx.h
/fpga/current
/fpga/current/dram/dram.v
/fpga/current/quartus/top.qsf
/fpga/current/quartus/top.rbf
/fpga/current/quartus/top.sof
/fpga/current/sim_models/drammem.v
/fpga/current/sim_top/rom_top.v
/fpga/current/sim_top/tb_top.v
/fpga/current/sim_top/vlog.opt
/fpga/current/sim_top/wave.do
/fpga/current/slave/slavespi.v
/fpga/current/top.v
/fpga/current/z80/zclock.v
/fpga/current/z80/zint.v
/fpga/current/z80/zkbdmus.v
/fpga/current/z80/zmem.v
/fpga/current/z80/zports.v
/fpga/current/z80/zwait.v
196 2010-04-26 01:12:21 lvd /fpga/atm_mem/sim_top/ added savelij romable test to testcase of atm_mem  
/fpga/atm_mem/sim_top/test.rom
/fpga/atm_mem/sim_top/testrom.v
/fpga/atm_mem/sim_top/vlog.opt