Subversion Repositories ngs

Rev

Hide changed files | Details | Compare with Previous | Blame | RSS feed

Filtering Options

Rev Age Author Path Log message Diff Changes
108 2013-06-05 09:51:41 lvd /fpga/current/tb/ seem to fix 2/4mb page test  
/fpga/current/tb/d
/fpga/current/tb/page_test.s
/fpga/current/tb/tb.v
104 2013-05-22 02:51:59 lvd /fpga/current/tb/ trying to adopt page_test for 2mb  
/fpga/current/tb/page_test.s
/fpga/current/tb/tb.v
/fpga/current/tb/wave.do
100 2013-05-20 11:04:23 lvd / updated ports.inc, SD dma seems to work  
/fpga/current/tb/sdmp3_test.s
/docs/ports.inc
/fpga/current/tb/Makefile
/fpga/current/tb/c
/fpga/current/tb/mp3.v
/fpga/current/tb/sd.v
/fpga/current/tb/tb.v
/fpga/current/tb/wave.do
/fpga/current/tb/z80/z80.v
/fpga/current/top.v
99 2013-05-20 02:24:50 lvd /fpga/current/ started TB for sd/mp3 dma  
/fpga/current/tb/mp3.v
/fpga/current/tb/sd.v
/fpga/current/dma/dma_mp3.v
/fpga/current/dma/dma_sd.v
/fpga/current/dma/dma_sequencer.v
/fpga/current/ports/ports.v
/fpga/current/sound/sound_main.v
/fpga/current/tb/c
/fpga/current/tb/tb.v
/fpga/current/top.v
94 2013-05-10 23:43:19 lvd / added 4 independent paging ports, written test for it, compiled design  
/fpga/current/tb/page_test.s
/docs/ports.inc
/fpga/current/memmap/memmap.v
/fpga/current/ports/ports.v
/fpga/current/quartus/main.rbf
/fpga/current/quartus/main.sof
/fpga/current/tb/Makefile
/fpga/current/tb/rom_loader.s
/fpga/current/tb/tb.v
/fpga/current/tb/timer_test.s
/fpga/current/tb/wave.do
/fpga/current/top.v
91 2013-05-09 18:22:45 lvd / testbench started to work, T80 int ack cycle is wrong  
/fpga/current/tb/Makefile
/fpga/current/tb/rom.v
/fpga/current/tb/rom_loader.s
/docs/ports.inc
/fpga/current/interrupts/timer.v
/fpga/current/quartus/main.qsf
/fpga/current/sound/sound_main.v
/fpga/current/tb/c
/fpga/current/tb/ram.v
/fpga/current/tb/tb.v
/fpga/current/tb/z80/z80.v
/fpga/current/top.v
/fpga/current/zxbus/zxbus.v
90 2013-05-08 01:35:16 lvd /fpga/current/tb/ added dut, z80, ram to testbench  
/fpga/current/tb/c
/fpga/current/tb/d
/fpga/current/tb/ram.v
/fpga/current/tb/tb.v