pentevo
ngs
zxusbnet
tsfmpro
BK_REmulator
BK_kbd
KoE_projects
BlueGrey
calm
Elegant
Català-Valencià – Catalan
中文 – Chinese (Simplified)
中文 – Chinese (Traditional)
Česky – Czech
Dansk – Danish
Nederlands – Dutch
English – English
Suomi – Finnish
Français – French
Deutsch – German
עברית – Hebrew
हिंदी – Hindi
Magyar – Hungarian
Bahasa Indonesia – Indonesian
Italiano – Italian
日本語 – Japanese
한국어 – Korean
Македонски – Macedonian
मराठी – Marathi
Norsk – Norwegian
Polski – Polish
Português – Portuguese
Português – Portuguese (Brazil)
Русский – Russian
Slovenčina – Slovak
Slovenščina – Slovenian
Español – Spanish
Svenska – Swedish
Türkçe – Turkish
Українська – Ukrainian
Oëzbekcha – Uzbek
Subversion Repositories
ngs
?pathlinks? – Rev 102
Rev
Hide changed files
|
Details
|
Compare with Previous
|
Blame
|
RSS feed
Filtering Options
From rev
To rev
Max revs
Search history for
Show All
Rev
Age
Author
Path
Log message
Diff
Changes
102
2013-05-21 11:03:53
lvd
/fpga/current/
fixed interrupt bug, sd-mp3 dma seems to work in SDMP3_TEST config and sdmp3_test.s src
/fpga/current/interrupts/interrupts.v
/fpga/current/tb/mp3.v
/fpga/current/tb/wave.do
93
2013-05-10 14:20:05
lvd
/fpga/current/
tested timer, built FPGA firmware with it
/fpga/current/tb/s
/fpga/current/tb/timer_test.s
/fpga/current/SPECS
/fpga/current/interrupts/interrupts.v
/fpga/current/quartus/main.qsf
/fpga/current/quartus/main.rbf
/fpga/current/quartus/main.sof
/fpga/current/tb/Makefile
/fpga/current/tb/rom_loader.s
/fpga/current/tb/wave.do
92
2013-05-09 20:51:14
lvd
/fpga/current/
used tv80 instead of T80
/fpga/current/tb/wave.do
/fpga/current/tb/z80/t80_latest.tar.gz
/fpga/current/tb/z80/tv80_alu.v
/fpga/current/tb/z80/tv80_core.v
/fpga/current/tb/z80/tv80_latest.tar.gz
/fpga/current/tb/z80/tv80_mcode.v
/fpga/current/tb/z80/tv80_reg.v
/fpga/current/tb/z80/tv80n.v
/fpga/current/tb/z80/tv80s.v
/fpga/current/interrupts/interrupts.v
/fpga/current/tb/c
/fpga/current/tb/rom_loader.s
/fpga/current/tb/z80/z80.v
88
2013-05-06 12:55:54
lvd
/fpga/current/
fixed typos in added functionality, not tested yet
/fpga/current/interrupts/interrupts.v
/fpga/current/interrupts/timer.v
/fpga/current/ports/ports.v
/fpga/current/quartus/main.qsf
/fpga/current/quartus/main.rbf
/fpga/current/quartus/main.sof
87
2013-05-06 12:48:32
lvd
/fpga/current/
started adding interrupt controller and timer
/fpga/current/SPECS
/fpga/current/interrupts/timer.v
/fpga/current/interrupts/interrupts.v
/fpga/current/ports/ports.v
/fpga/current/top.v
61
2010-11-25 00:20:25
lvd
/fpga/current/
started refucktoring code and adding new features to FPGA.
now fpga/current is head of development (not checked yet)
/fpga/current
/fpga/current/common/spi.v
/fpga/current/sound/sound_dac.v
/fpga/current/sound/sound_main.v
/fpga/current/top.v
/fpga/current/common/spi2.v
/fpga/current/dma/dma_zx2.v
/fpga/current/dma/dma_zx_old.v
/fpga/current/main.v
/fpga/current/quartus/main.qws
/fpga/current/sound/sound_dac2.v
/fpga/current/sound/sound_main2.v
/fpga/current/quartus/main.qsf
/fpga/current/readme.txt
2
2009-11-21 21:52:10
lvd
/fpga/fpgaF_dma2/
Just files, which all was forgotten in initial commit
/fpga/fpgaF_dma2
/fpga/fpgaF_dma2/common
/fpga/fpgaF_dma2/common/mem512b.v
/fpga/fpgaF_dma2/common/resetter.v
/fpga/fpgaF_dma2/common/spi2.v
/fpga/fpgaF_dma2/common/spi2_modelled.png
/fpga/fpgaF_dma2/common/spi2_modelled.zip
/fpga/fpgaF_dma2/dma
/fpga/fpgaF_dma2/dma/dma_access.png
/fpga/fpgaF_dma2/dma/dma_access.v
/fpga/fpgaF_dma2/dma/dma_registers.txt
/fpga/fpgaF_dma2/dma/dma_sd.v
/fpga/fpgaF_dma2/dma/dma_sequencer.v
/fpga/fpgaF_dma2/dma/dma_sequencer2.v
/fpga/fpgaF_dma2/dma/dma_zx.v
/fpga/fpgaF_dma2/dma/dma_zx2.v
/fpga/fpgaF_dma2/dma/dma_zx_old.v
/fpga/fpgaF_dma2/dma/modelsim
/fpga/fpgaF_dma2/dma/modelsim/T80_MCode.vhd
/fpga/fpgaF_dma2/dma/modelsim/T80_Pack.vhd
/fpga/fpgaF_dma2/dma/modelsim/T80_Reg.vhd
/fpga/fpgaF_dma2/dma/modelsim/T80_RegX.vhd
/fpga/fpgaF_dma2/dma/modelsim/T80a.vhd
/fpga/fpgaF_dma2/dma/modelsim/dbg1.do
/fpga/fpgaF_dma2/dma/modelsim/dma.cr.mti
/fpga/fpgaF_dma2/dma/modelsim/dma.mpf
/fpga/fpgaF_dma2/dma/modelsim/ram.v
/fpga/fpgaF_dma2/dma/modelsim/rom.v
/fpga/fpgaF_dma2/dma/modelsim/t80.vhd
/fpga/fpgaF_dma2/dma/modelsim/t80_alu.vhd
/fpga/fpgaF_dma2/dma/modelsim/tb_dma1.cr.mti
/fpga/fpgaF_dma2/dma/modelsim/tb_dma1.do
/fpga/fpgaF_dma2/dma/modelsim/tb_dma1.mpf
/fpga/fpgaF_dma2/dma/modelsim/tb_dma1.png
/fpga/fpgaF_dma2/dma/modelsim/tb_dma1.v
/fpga/fpgaF_dma2/dma/modelsim/tb_dma2.do
/fpga/fpgaF_dma2/dma/modelsim/tb_dma2.v
/fpga/fpgaF_dma2/dma/modelsim/wave.bmp
/fpga/fpgaF_dma2/dma/rr_arbiter_tb.v
/fpga/fpgaF_dma2/dma/sim
/fpga/fpgaF_dma2/dma/sim/d.do
/fpga/fpgaF_dma2/dma/sim/dma_tester.v
/fpga/fpgaF_dma2/dma/sim/rr_arbiter_tb.v
/fpga/fpgaF_dma2/dma/sim/tb_4way.v
/fpga/fpgaF_dma2/dma/sim/tb_dma1.v
/fpga/fpgaF_dma2/dma/sim/tb_dma2.v
/fpga/fpgaF_dma2/dma/sim/wave.do
/fpga/fpgaF_dma2/dma/sim_models
/fpga/fpgaF_dma2/dma/sim_models/T80_MCode.vhd
/fpga/fpgaF_dma2/dma/sim_models/T80_Pack.vhd
/fpga/fpgaF_dma2/dma/sim_models/T80_Reg.vhd
/fpga/fpgaF_dma2/dma/sim_models/T80_RegX.vhd_DONT_COMPILE_ME
/fpga/fpgaF_dma2/dma/sim_models/T80a.vhd
/fpga/fpgaF_dma2/dma/sim_models/ram.v
/fpga/fpgaF_dma2/dma/sim_models/rom.v
/fpga/fpgaF_dma2/dma/sim_models/t80.vhd
/fpga/fpgaF_dma2/dma/sim_models/t80_alu.vhd
/fpga/fpgaF_dma2/interrupts
/fpga/fpgaF_dma2/interrupts/interrupts.v
/fpga/fpgaF_dma2/main.v
/fpga/fpgaF_dma2/memmap
/fpga/fpgaF_dma2/memmap/memmap.v
/fpga/fpgaF_dma2/ports
/fpga/fpgaF_dma2/ports/ports.v
/fpga/fpgaF_dma2/quartus
/fpga/fpgaF_dma2/quartus/main.qpf
/fpga/fpgaF_dma2/quartus/main.qsf
/fpga/fpgaF_dma2/quartus/main.qws
/fpga/fpgaF_dma2/readme.txt
/fpga/fpgaF_dma2/sound
/fpga/fpgaF_dma2/sound/sound_dac2.v
/fpga/fpgaF_dma2/sound/sound_main2.v
/fpga/fpgaF_dma2/sound/sound_mulacc.v
/fpga/fpgaF_dma2/zxbus
/fpga/fpgaF_dma2/zxbus/zxbus.v