Top secrets sources NedoPC zxusbnet

Rev

Show changed files | Details | Compare with Previous | Blame | RSS feed

Filtering Options

Rev Age Author Path Log message Diff
67 2014-10-26 19:18:34 lvd /branches/clkfix/cpld/rtl/ports.v clkfix: removing sl811_rst_n pin  
66 2014-10-26 19:05:30 lvd /branches/clkfix/cpld/rtl/ports.v Spawning new branch "clkfix" to try to fix glitches by adding extra clock to FPGA  
60 2013-10-03 10:12:41 lvd /branches/clkfix/cpld/rtl/ports.v zxiznet: dir structure  
59 2013-10-03 10:09:34 lvd /branches/clkfix/cpld/rtl/ports.v zxiznet: trying to fix glitches...  
48 2013-04-04 00:17:48 lvd /branches/clkfix/cpld/rtl/ports.v zxiznet: fixed reset behavior of ms bit: now it's reset only on zx reset, not on sl811 reset. doc fixed, new .pof built  
32 2012-11-11 22:20:16 lvd /branches/clkfix/cpld/rtl/ports.v added port access to w5300 (HDL code, testbench, specs all updated)  
25 2012-11-03 23:41:28 lvd /branches/clkfix/cpld/rtl/ports.v added USB master/slave switching circuits, changed HDL to buffer databus, removed BRDY read from specs  
23 2012-10-31 11:25:00 lvd /branches/clkfix/cpld/rtl/ports.v updated verilog code according to new specs  
13 2012-10-13 19:38:42 lvd /branches/clkfix/cpld/rtl/ports.v initial verilog code and quartus project (not tested\!)