Top secrets sources NedoPC pentevo

Rev

Hide changed files | Details | Compare with Previous | Blame | RSS feed

Filtering Options

Rev Age Author Path Log message Diff Changes
37 2009-12-06 00:21:46 lvd /fpga/current/ Added timing info for z84c0010, tmpz84c00ap-8 and z0840008, modelling with z0840008 timings  
/fpga/current/z80/clocking/README
/fpga/current/z80/clocking/DS0000.BMP
/fpga/current/sim_top/tb_top.v
34 2009-12-05 12:25:39 lvd /fpga/current/ tb somehow works, added timing info (oscillospoce screenshots) to z80/clocking  
/fpga/current/z80/clocking
/fpga/current/z80/clocking/DS0000.BMP
/fpga/current/z80/clocking/DS0001.BMP
/fpga/current/z80/clocking/DS0002.BMP
/fpga/current/z80/clocking/DS0003.BMP
/fpga/current/z80/clocking/DS0004.BMP
/fpga/current/z80/clocking/DS0005.BMP
/fpga/current/z80/clocking/DS0006.BMP
/fpga/current/z80/clocking/DS0007.BMP
/fpga/current/z80/clocking/DS0008.BMP
/fpga/current/z80/clocking/DS0009.BMP
/fpga/current/z80/clocking/DS0010.BMP
/fpga/current/z80/clocking/DS0011.BMP
/fpga/current/z80/clocking/DS0012.BMP
/fpga/current/z80/clocking/DS0013.BMP
/fpga/current/z80/clocking/DS0014.BMP
/fpga/current/z80/clocking/DS0015.BMP
/fpga/current/z80/clocking/DS0016.BMP
/fpga/current/z80/clocking/DS0017.BMP
/fpga/current/z80/clocking/DS0018.BMP
/fpga/current/z80/clocking/DS0019.BMP
/fpga/current/z80/clocking/DS0020.BMP
/fpga/current/z80/clocking/DS0021.BMP
/fpga/current/z80/clocking/DS0022.BMP
/fpga/current/z80/clocking/DS0023.BMP
/fpga/current/z80/clocking/DS0024.BMP
/fpga/current/z80/clocking/DS0025.BMP
/fpga/current/sim_top/tb_top.v
/fpga/current/sim_top/vlog.opt
/fpga/current/sim_top/wave.do
33 2009-12-04 00:39:35 lvd /fpga/current/sim_top/ fixed bugs with Pullup1 going to vhld model  
/fpga/current/sim_top/tb_top.v
/fpga/current/sim_top/wave.do
31 2009-12-03 21:38:49 lvd /fpga/current/sim_top/ T80 does not work in simulation  
/fpga/current/sim_top/c.bat
/fpga/current/sim_top/s.bat
/fpga/current/sim_top/tb_top.v
/fpga/current/sim_top/vcom.opt
/fpga/current/sim_top/wave.do
29 2009-12-03 00:09:33 lvd /fpga/current/sim_top/ complete testbench. does not work.  
/fpga/current/sim_top
/fpga/current/sim_top/c.bat
/fpga/current/sim_top/d.bat
/fpga/current/sim_top/l.bat
/fpga/current/sim_top/s.bat
/fpga/current/sim_top/tb_top.v
/fpga/current/sim_top/vcom.opt
/fpga/current/sim_top/vlog.opt
/fpga/current/sim_top/wave.do

←Prev12Next→

Show All