Blame |
Last modification |
View Log
| Download
| RSS feed
| ?url?
; LAST UPDATE: 28.05.2021 savelij
IF 1
; àã箩 ¢¢®¤ ¤ âë/¢à¥¬¥¨
DD_P0 EQU 15 ; 0
MM_P0 EQU 6 ;
0
YY_P0 EQU 13 ; 0
DD_P1 EQU 8 ; 1
MM_P1 EQU 8 ;
1
YY_P1 EQU 14 ; 1
DD_P7 EQU 19 ; 7
MM_P7 EQU 1 ;
7
YY_P7 EQU 11 ; 7
ELSE
; ¢áâ ¢ª ⥪ã饩 ¤ âë/¢à¥¬¥¨
ENDIF
DATA_P0 EQU DD_P0+MM_P0<<5+YY_P0<<9+0X8000 ; 0
DATA_P1 EQU DD_P1+MM_P1<<5+YY_P1<<9+0X8000 ; 1
DATA_P7 EQU DD_P7+MM_P7<<5+YY_P7<<9+0X8000 ; 7
;
LDPAGE EQU 1 ; § £àã§ç¨ª
MAINPAGE EQU 1 ; ®á®¢ ï ¯à®è¨¢ª ROM
FPGAPAGE EQU 1 ; ®á®¢ ï ¯à®è¨¢ª FPGA
;
64K
LOADER_PAGE EQU 0 ; § £àã§ç¨ª
MAINROM_PAGE EQU 1 ; ®á®¢ ï ¯à®è¨¢ª ROM
FPGA_PAGE EQU 7 ; ®á®¢ ï ¯à®è¨¢ª FPGA