



# AN1137 – Interfacing an External Processor to the SL811HS

## AN1137

**Author:** Rich Peng  
**Associated Project:** No  
**Associated Part Family:** SL811HS  
**Software Version:** None  
**Associated Application Notes:** None

### Application Note Abstract

AN1137 describes the method of using external processor interface with SL811HS in each signal and provides the reference schematic designs for six processors.

### Introduction

The SL811HS is a dual-role capable, that is, host or peripheral, embedded USB controller. As such, it is designed to be easily connected to a variety of external embedded processors ranging from an 8051 to a StrongARM as a memory mapped peripheral. The signal descriptions and transaction methods described here equally apply to the SL811S peripheral only device. This application note describes the typical methods used to connect the SL811HS/S to an embedded processor. Example circuits and signal descriptions are provided that should help you become more confident that your design will work the first time around.

This application note also describes a typical configuration of support circuitry needed when a USB controller is incorporated into a USB-enabled embedded system. Two configurations are demonstrated including host-only and peripheralonly.

### Signal Basics

The SL811HS/S incorporates an industry-standard address/data bus. The requirements of the embedded processor signals are laid out in the following list:

- Active LOW CHIP SELECT signal
- Active LOW READ signal
- Active LOW WRITE signal
- Active HIGH INTERRUPT signal
- Address bus or GPIO
- Data bus, at least 8-bits wide

- GPIO to drive various signals such as RESET, USB bus power enable, various resistors and so on. The number of GPIO required is dependent on the controller's configuration. See the schematics later in this document for more information.

### CHIP SELECT (nCS)

nCS is used to enable the SL811HS/S interface and read or write the SL811HS/S registers/memory. nCS essentially signals that the transaction is intended for "this chip" as opposed to another one that might share the same read or write signals. nCS must be asserted by the embedded processor for at least 65 ns during a transaction in order for the transaction to be valid. With some embedded processors this may require that the firmware set an additional number of wait-states so that nCS does not cycle too fast. Wait-state generation is processor dependent, so no information will be given here on how to set additional wait states. If the SL811HS/S is the only IC on the embedded processor's data bus, nCS can be continuously asserted.

### READ (nRD)

nRD is an active LOW signal driven by the embedded processor that is used to signal a register or memory read. Before a read can take place, the desired address to read must be written into the SL811HS/S. During a read nCS must also be asserted in order for the SL811HS/S to recognize the assertion of nRD. The minimum pulse width of the nRD pulse is 65 ns. 65 ns after the assertion of nRD the D[7:0] signals switch from hi-z to driving mode and drive the data bus until 5 ns after nRD is deasserted. The minimum spacing in between nRD assertions is 85 ns.

## WRITE (nWR)


nWR is an active LOW signal driven by the embedded processor that is used to write an address, register, or memory location. In conjunction with nWR, nCS must also be asserted in order for the SL811HS/S to recognize the assertion of the nWR signal. nWR is asserted LOW for a minimum of 65 ns. Data is written from the embedded processor to the SL811HS/S on the rising edge of nWR. The data must remain valid on the bus for 5 ns after nWR is deasserted in order for it to be properly latched by the SL811HS/S. The minimum spacing between nWR assertions is 85 ns.

## ADDRESS (A0)

The A0 signal is driven by the embedded processor and is used in conjunction with the nWR signal to define a write as an address pointer or data. If A0 is LOW during a write, the write goes to an address pointer register. If A0 is HIGH, the write goes to a register or memory location pointed to by the address pointer register. For instance, if we want to write to the register at address 00h we would first perform a write with D[7:0] set to 00h and A0 set LOW. Then we would perform another write with D[7:0] set to the register value and A0 set HIGH. The value of A0 must be held for 10 ns after the assertion of nWR in order for the write to be properly recognized. Typically this signal would be connected to address bit 0 on an 8-bit processor, address bit 1 on a 16-bit processor, or address bit 2 on a 32-bit processor.

In some cases the embedded processor may be using an older Intel®-type bus with multiplexed address and data pins, and will typically have an address latch enable (ALE) signal. If this is the case, an external flip-flop will be required to latch the value of the A0 pin on the ALE edge (edge may depend on the particular processor) as shown in [Figure 1](#).

Figure 1. Using ALE on a Multiplexed Bus



## INTERRUPT (INTRQ)

The interrupt signal is asserted HIGH by the SL811HS/S during a programmable interrupt event. Some examples may

include the completion of a transaction or the connection of a new peripheral device. INTRQ is asserted HIGH until the interrupt event is cleared by writing to the associated interrupt clearing register in the SL811HS/S. The interrupt polarity is not programmable, so an external inverter may be required if a particular processor does not support active HIGH interrupt signaling.

## DATA BUS (D[7:0])

The SL811HS/S bidirectional data bus is used to transfer data in and out of registers or memory. The data bus is normally held in a high-impedance state unless both nCS and nRD are asserted during a read transaction. The D[7:0] pins should be connected to the least significant byte of the embedded processor's data bus.

## RESET (NRST)

Reset must be asserted LOW at power-on by the embedded processor or an external POR circuit. NRST is asserted for 16 clock cycles of the CLK signal. Further transactions with the SL811HS/S should not take place before 16 cycles of CLK after NRST is deasserted.

## ROLE (M/S)


This signal determines the operating role for the SL811HS at the assertion of an external reset. At the assertion of NRST the value of the M/S pin is latched into the internal M/S register bit. If M/S is held LOW, the SL811HS acts as a USB host. If M/S is held HIGH, the SL811HS is a USB peripheral. During normal operation the M/S bit does not have any effect on the operation of the SL811HS. The operating role of the SL811HS may be changed without external reset by software running on the embedded processor that changes the SL811HS internal M/S register bit.

## DMA SIGNALS (nDACK, nDRQ)

These peripheral-only DMA related signals are typically not used with an embedded processor so they are not described here. Please see the SL811HS/S data sheet for more details on nDACK and NDRQ. The SL811HS/S I/Os are 5-volt tolerant, but will only drive its own I/Os to 3.3 volts. As long as the embedded processor has TTL or 3.3-volt CMOS level inputs the SL811HS/S interface should not require voltage translation buffering.

[Figure 2](#) shows a typical example of the connection of a SL811HS/S to generic embedded processor bus.


Figure 2. Example Connection of a 32-bit Embedded Processor to the SL811HS/S




### Example Transactions

Two example transactions are shown in [Figure 3](#) and [Figure 4](#). [Figure 3](#) shows a simple write transaction where a register or memory location is being written to. [Figure 4](#) shows a simple read transaction of a register or memory location.

Figure 3. Example Write Transaction (not to scale)





## Example SL811HS/S Circuits

Two typical circuit configurations are shown in [Figure 5 on page 5](#) and [Figure 6 on page 5](#). The 48-pin version of the SL811HS is shown in each of the figures; however the same pin configurations apply to the 28-pin package. [Figure 5 on page 5](#) represents a typical USB embedded host with power protection and all associated components. The clock may be supplied from a 3.3-volt 12-/48-MHz CMOS oscillator or a 12-/48-MHz crystal. The chosen clock source must meet the jitter and accuracy requirements of the USB 2.0 specification, meaning that driving the clock from an external processor timer/counter output may or may not be possible. Reset is generated via a GPIO on the embedded processor. Reset could also be generated from a dedicated POR circuit.

[Figure 6 on page 5](#) shows a typical USB peripheral configuration for the SL811HS or SL811S (minus the M/S pin). In this situation the USB data line pull-up resistor must be able to be disabled while power is disconnected; therefore two GPIO are required on the embedded processor. In [Figure 4](#) the pull-up resistor is connected to D+, meaning that the circuit is configured for full-speed USB operation. If low-speed USB operation is desired, the pull up resistor should be connected to the D- signal. Total capacitance on the USB Vbus must be below 10  $\mu\text{F}$  to meet the USB 2.0 specification. A voltage regulator that converts the Vbus 5 volts to 3.3 volts is not shown in the schematic, but may be required if the device is bus powered.

Figure 5. SL811HS in a Typical USB Host Configuration





Figure 6. SL811HS/S in a Typical USB Peripheral Configuration



## Hardware Reference Design

### Interfaced ICs

A variety of microcontrollers and microprocessors are interfaced using simple "glue logic". Some chips may require a couple of gates to separate the R/W line into /Rd and /Wr line. Some of them are:

- EP7312-208LQFP
- ARM940
- H8S/2328-TFP120
- SA1110
- MPC855T
- TMS320VC33

#### EP7312

**EP7312** is high-performance, low-power SOC with SDRAM & enhanced digital audio interface from Cirrus Logic®. It has an ARM®720T processor at its core. Its advanced audio decoder/decompression capability supports bit streams with adaptive bit rates, featuring multiple audio decompression algorithms (MP3, WMA, AAC, etc.) It is targeted for ultra-low-power portable and line-powered applications such as portable consumer entertainment devices, home and car audio juke box systems, and devices that feature the added capability of digital audio compression/decompression. Refer [Figure 7 on page 7](#) for schematics of the reference design to interface SL811HS with EP7312.

#### ARM940

**ARM940** is one of the ARM9TDMI family of general-purpose microprocessors with core plus cache and protection unit from ARM. It is a Harvard architecture device implemented using a five stage pipeline. Its standalone core can be embedded into more complex devices which has simple bus interface, allowing design of flexible, user-defined caches and memory systems around the core. It supports both 32-bit ARM and 16-bit Thumb instruction sets, allowing trade off between high performance and high code density. Refer [Figure 8 on page 8](#) for schematics of the reference design to interface SL811HS with ARM940.

#### H8S/2328

**H8S/2328** is a high-performance microcontroller from Renesas with internal 32-bit H8S/2000 CPU core and a set of on-chip supporting functions for system configuration, which supports a concise, optimized instruction set. It features 16-bit timer pulse unit, programmable pulse generator, 8-bit timer, watchdog timer, serial communication interface, A/D converter, D/A converter, on-chip DMA controller and data transfer controller, enabling high-speed data transfer without CPU intervention. Refer to [Figure 9 on page 9](#) for schematics of the reference design to interface SL811HS with H8S/2328.

#### SA1110

**SA1110** is the Intel® StrongARM microprocessor. It is highly integrated communications microcontroller that incorporates a 32-bit StrongARM RISC processor core, system support logic, multiple communication channels, LCD controller, memory and PCMCIA controller, and twenty-eight general-purpose I/O ports. It features 230 Kbps UART, and ports for touch-screen, audio, telecom, Infrared data, and synchronous serial (SPI, UCB110, ...). It has wide range of applications as it is a powerful general-purpose microprocessor. Reference design interfacing SL811HS and SA1110 can be shown in [Figure 10 on page 10](#).

#### MPC855T

**MPC855T** is a versatile one-chip integrated microprocessor from Freescale™ Semiconductor designed for lower cost access equipment that requires fast ethernet support capable of 100 Mbps. It combines MPC8xx core with Freescale's Communication Processor Module, an independent RISC engine specifically designed to offload communication tasks. It is capable to run at 105 Machine Instructions per second (105 MIPS) featuring up to 32-bit data bus (dynamic 8, 16, 32 bits), 32-bit address bus, four baud rate generators, one serial communication controller, two serial management channels, one SPI port, one I2C port, PCMCIA Interface and Debug Interface. More details are available in the datasheet. Reference design interfacing SL811HS with MPC855T is shown in [Figure 11 on page 11](#).

#### TMS320VC33


**TMS320VC33** is Texas Instrument's TMS320C3x generation, high performance, floating-point Digital Signal Processor. It is capable of 16/32-bit integer operations and 32/40-bit floating-point operations featuring parallel arithmetic-logic unit/multiplier execution in single cycle. It has simple interface to I/O and memory devices, 32-bit instructions, 24-bit addresses, and EDGEMODE selectable external interrupts. The special instruction set and internal bus gives it the speed and flexibility to execute up to 150 million floating-point operations per second (MFLOPS). It greatly enhances general purpose applications. More details are available in the datasheet. Reference design interfacing SL811HS with TMS320VC33 is shown in [Figure 12 on page 12](#).

**Note** Refer the [SL811HS datasheet – 38-08008](#) for read/write waveforms and timing parameters.

## Summary

The SL811HS/S offers an easy-to-use interface for embedded processors. The use of standard data bus signals and 5-volt tolerant I/Os allow the SL811HS/S to connect to most embedded processors without glue-logic. For further questions and assistance please contact Cypress USB applications support.

Figure 7. Schematic of the Reference Design to Interface SL811HS with EP7312



NOTES:

1. This design does not show all the microprocessor connections, only those relevant to the SL811HS.
2. This design does away with "glue logic" between SL811HS and microprocessor. Never the less, wait states and no-ops may be required in order to synchronize the SL811HS and the microprocessor.
3. Chip Select for SL811HS is connected to nCS[2] which is Additional I/O. This was done in order to keep all options open for internal/external memory connections. Any other nCS line is equally valid.
4. nCS[2] data space should be configured to 8 bits.
5. Clock speed of 12 MHz was selected in order to operate both chips on the same oscillator. If this is not a requirement and separate oscillators are permitted, a 13MHz clock for the microprocessor is recommended.
6. SL811HS can be configured to work in either SLAVE or HOST mode. Follow instructions under J2
7. A0 in U2 was arbitrarily connected to microprocessor A0. Any other address or GPIO line is equally valid.

Figure 8. Schematic of the Reference Design to Interface SL811HS with ARM940







Figure 9. Schematic of the Reference Design to Interface SL811HS with H8S/2328



NOTES:

1. This design does not show all the microprocessor connections, only those relevant to the SL811HS.
2. This design does away with "glue logic" between SL811HS and microprocessor.
3. Interrupt Request is arbitrarily connected to IRQ0. Any other IRQ input is equally valid.
4. IRQ input has to be programmed for High level.
5. Chip Select for SL811HS is connected to CS1. Any other CS line is equally valid, except CS0 which should be reserved for boot loader.
6. CS1 data space should be configured to 8 bits (D8 + D15).
7. Clock speed of 12 MHz was selected in order to operate both chips on the same oscillator. If this is not a requirement and separate oscillators are permitted, a 48MHz clock for SL811HS is recommended and CM should be set LOW.
8. SL811HS can be configured to work in either SLAVE or HOST mode. Follow instructions under J2.
9. A0 in U2 was arbitrarily connected to microprocessor A0. Any other address line is equally valid.

Figure 10. Schematic of the Reference Design to Interface SL811HS with SA1110




Figure 11. Schematic of the Reference Design to Interface SL811HS with MPC855T





Figure 12. Schematic of the Reference Design to Interface SL811HS with TMS320VC33



## Document History Page

**Document Title: AN1137 – Interfacing an External Processor to the SL811HS**

**Document Number: 001-43147**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	1779366	LIP	11/28/2007	Re-catalogued application note.
*A	3180128	LIP	02/23/2011	Template updates. Included section "Hardware Reference Design".
*B	3217954	LIP	04/06/2011	Updated section "Hardware Reference Design" to include more information.

In March of 2007, Cypress recataloged all of its Application Notes using a new documentation number and revision code. This new documentation number and revision code (001-43147, beginning with rev. \*\*), located in the footer of the document, will be used in all subsequent revisions.

Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709  
Phone: 408-943-2600  
Fax: 408-943-4730  
<http://www.cypress.com>

© Cypress Semiconductor Corporation, 2007-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.