Blame | Last modification | View Log | Download | RSS feed | ?url?
ifndef __s12z_can_inc__s12z_can_inc equ 1savelisting off ; no listing over this file;****************************************************************************;* *;* AS 1.42 - File S12ZCAN.INC *;* *;* Contains Bit & Register Definitions for S12Z CAN Interface *;* *;****************************************************************************; -------------------------------------------------------------------------; CANxS12ZCAN struct dotsCTL0 ds.b 1 ; ($00) MSCAN Control Register 0RXFRM s12zbit CTL0,7 ; Received Frame FlagRXACT s12zbit CTL0,6 ; Receiver Active StatusCSWAI s12zbit CTL0,5 ; CAN Stops in Wait ModeSYNCH s12zbit CTL0,4 ; Synchronized StatusTIME s12zbit CTL0,3 ; Timer EnableWUPE s12zbit CTL0,2 ; Wake-Up EnableSLPRQ s12zbit CTL0,1 ; Sleep Mode RequestINITRQ s12zbit CTL0,0 ; Initialization Mode RequestCTL1 ds.b 1 ; ($01) MSCAN Control Register 1CANE s12zbit CTL1,7 ; MSCAN EnableCLKSRC s12zbit CTL1,6 ; MSCAN Clock SourceLOOPB s12zbit CTL1,5 ; Loopback Self Test ModeLISTEN s12zbit CTL1,4 ; Listen Only ModeBORM s12zbit CTL1,3 ; Bus-Off Recovery ModeWUPM s12zbit CTL1,2 ; Wake-Up ModeSLPAK s12zbit CTL1,1 ; Sleep Mode AcknowledgeINITAK s12zbit CTL1,0 ; Initialization Mode AcknowledgeBTR0 ds.b 1 ; ($02) MSCAN Bus Timing Register 0SJW s12zfld BTR0,2:6 ; Synchronization Jump WidthBRP s12zfld BTR0,6:0 ; Baud Rate PrescalerBTR1 ds.b 1 ; ($03) MSCAN Bus Timing Register 1SAMP s12zbit BTR1,7 ; SamplingTSEG2 s12zfld BTR1,3:4 ; Time Segment 2TSEG1 s12zfld BTR1,4:0 ; Time Segment 1RFLG ds.b 1 ; ($04) MSCAN Receiver Flag RegisterWUPIF s12zbit RFLG,7 ; Wake-Up Interrupt FlagCSCIF s12zbit RFLG,6 ; CAN Status Change Interrupt FlagRSTAT s12zfld RFLG,2:4 ; Receiver StatusTSTAT s12zfld RFLG,2:2 ; Transmitter StatusOVRIF s12zbit RFLG,1 ; Overrun Interrupt FlagRXF s12zbit RFLG,0 ; Receive Buffer Full FlagRIER ds.b 1 ; ($05) MSCAN Receiver Interrupt Enable RegisterWUPIE s12zbit RIER,7 ; Wake-Up Interrupt EnableCSCIE s12zbit RIER,6 ; CAN Status Change Interrupt EnableRSTATE s12zfld RIER,2:4 ; Receiver Status Change EnableTSTATE s12zfld RIER,2:2 ; Transmitter Status Change EnableOVRIE s12zbit RIER,1 ; Overrun Interrupt EnableRXFIE s12zbit RIER,0 ; Receiver Full Interrupt EnableTFLG ds.b 1 ; ($06) MSCAN Transmitter Flag RegisterTXE2 s12zbit TFLG,2 ; Transmitter Buffer n EmptyTXE1 s12zbit TFLG,1TXE0 s12zbit TFLG,0TIER ds.b 1 ; ($07) MSCAN Transmitter Interrupt Enable RegisterTXEIE2 s12zbit TIER,2 ; Transmitter n Empty Interrupt EnableTXEIE1 s12zbit TIER,1TXEIE0 s12zbit TIER,0TARQ ds.b 1 ; ($08) MSCAN Transmitter Message Abort Request RegisterABTRQ2 s12zbit TARQ,2 ; Abort Request nABTRQ1 s12zbit TARQ,1ABTRQ0 s12zbit TARQ,0TAAK ds.b 1 ; ($09) MSCAN Transmitter Message Abort Acknowledge RegisterABTAK2 s12zbit TAAK,2 ; Abort Acknowledge nABTAK1 s12zbit TAAK,1ABTAK0 s12zbit TAAK,0TBSEL ds.b 1 ; ($0a) MSCAN Transmit Buffer Selection RegisterTX2 s12zbit TBSEL,2 ; Transmit Buffer Select nTX1 s12zbit TBSEL,1TX0 s12zbit TBSEL,0IDAC ds.b 1 ; ($0b) MSCAN Identifier Acceptance Control RegisterIDAM s12zfld IDAC,2:4 ; Identifier Acceptance ModeIDHIT s12zfld IDAC,3:0 ; Identifier Acceptance Hit Indicatords.b 1MISC ds.b 1 ; ($0d) MSCAN Miscellaneous RegisterBOHOLD s12zbit MISC,0 ; Bus-off State Hold Until User RequestRXERR ds.b 1 ; ($0e) MSCAN Receive Error CounterTXERR ds.b 1 ; ($0f) MSCAN Transmit Error CounterIDAR0 ds.b 1 ; ($10) MSCAN Identifier Acceptance Register 0IDAR1 ds.b 1 ; ($11) MSCAN Identifier Acceptance Register 1IDAR2 ds.b 1 ; ($12) MSCAN Identifier Acceptance Register 2IDAR3 ds.b 1 ; ($13) MSCAN Identifier Acceptance Register 3IDMR0 ds.b 1 ; ($14) MSCAN Identifier Mask Register 0IDMR1 ds.b 1 ; ($15) MSCAN Identifier Mask Register 1IDMR2 ds.b 1 ; ($16) MSCAN Identifier Mask Register 2IDMR3 ds.b 1 ; ($17) MSCAN Identifier Mask Register 3IDAR4 ds.b 1 ; ($18) MSCAN Identifier Acceptance Register 4IDAR5 ds.b 1 ; ($19) MSCAN Identifier Acceptance Register 5IDAR6 ds.b 1 ; ($1a) MSCAN Identifier Acceptance Register 6IDAR7 ds.b 1 ; ($1b) MSCAN Identifier Acceptance Register 7IDMR4 ds.b 1 ; ($1c) MSCAN Identifier Mask Register 4IDMR5 ds.b 1 ; ($1d) MSCAN Identifier Mask Register 5IDMR6 ds.b 1 ; ($1e) MSCAN Identifier Mask Register 6IDMR7 ds.b 1 ; ($1f) MSCAN Identifier Mask Register 7ends S12ZCAN; -------------------------------------------------------------------------; CANPHYCPDR equ $0990 ; Port CP Data RegisterCPDR7 s12zbit CPDR,7 ; Port CP Data Bit 7CPDR1 s12zbit CPDR,1 ; Port CP Data Bit 1CPDR0 s12zbit CPDR,0 ; Port CP Data Bit 0CPCR equ $0991 ; CAN Physical Layer Control RegisterCPE s12zbit CPCR,7 ; CAN Physical Layer EnableSPE s12zbit CPCR,6 ; Split EnableWUPE s12zfld CPCR,2:4 ; Wake-Up Receiver Enable and Filter SelectSLR s12zfld CPCR,3:0 ; Slew RateCPSR equ $0993 ; CAN Physical Layer Status RegisterCPCHVH s12zbit CPSR,7 ; CANH Voltage Failure High Status BitCPCHVL s12zbit CPSR,6 ; CANH Voltage Failure Low Status BitCPCLVH s12zbit CPSR,5 ; CANL Voltage Failure High Status BitCPCLVL s12zbit CPSR,4 ; CANL Voltage Failure Low Status BitCPDT s12zbit CPSR,3 ; CPTXD-Dominant Timeout Status BitCPIE equ $0996 ; CAN Physical Layer Interrupt Enable RegisterCPVFIE s12zbit CPIE,4 ; CAN Physical Layer Voltage-Failure Interrupt EnableCPDTIE s12zbit CPIE,3 ; CPTXD-Dominant Timeout Interrupt EnableCPOCIE s12zbit CPIE,0 ; CAN Physical Layer Over-current Interrupt EnableCPIF equ $0997 ; CAN Physical Layer Interrupt Flag RegisterCHVHIF s12zbit CPIF,7 ; CANH Voltage Failure High Interrupt FlagCHVLIF s12zbit CPIF,6 ; CANH Voltage Failure Low Interrupt FlagCLVHIF s12zbit CPIF,5 ; CANL Voltage Failure High Interrupt FlagCLVLIF s12zbit CPIF,4 ; CANL Voltage Failure Low Interrupt FlagCPDTIF s12zbit CPIF,3 ; CAN CPTXD-Dominant Timeout Interrupt FlagCHOCIF s12zbit CPIF,1 ; CANH Over-Current Interrupt FlagCLOCIF s12zbit CPIF,0 ; CANL Over-Current Interrupt Flagrestore ; re-enable listingendif ; __s12z_can_inc