Rev 158 | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 69 | savelij | 1 | |
| 158 | savelij | 2 | ;LAST UPDATE: 28.05.2021 savelij |
| 69 | savelij | 3 | |
| 115 | savelij | 4 | include ../macros.a80 |
| 158 | savelij | 5 | include define.a80 |
| 69 | savelij | 6 | |
| 158 | savelij | 7 | ORG 0 |
| 80 | savelij | 8 | |
| 69 | savelij | 9 | HEADER DW EHEADER-HEADER |
| 10 | DB "NGSF" |
||
| 105 | savelij | 11 | DW DATA_VERS |
| 69 | savelij | 12 | ;BLOK0 |
| 158 | savelij | 13 | IF LDPAGE=1 |
| 69 | savelij | 14 | DD BLOK0*0X100+LOADER_PAGE |
| 15 | DW BLOK1-BLOK0 |
||
| 16 | binclude loader.crc |
||
| 17 | DB "LOADER" |
||
| 80 | savelij | 18 | DW DATA_P0 |
| 158 | savelij | 19 | ENDIF |
| 69 | savelij | 20 | ;BLOK1 |
| 158 | savelij | 21 | IF MAINPAGE=1 |
| 69 | savelij | 22 | DD BLOK1*0X100+MAINROM_PAGE |
| 23 | DW BLOK7-BLOK1 |
||
| 24 | binclude neogs.crc |
||
| 25 | DB "MAIN " |
||
| 80 | savelij | 26 | DW DATA_P1 |
| 158 | savelij | 27 | ENDIF |
| 69 | savelij | 28 | ;BLOK7 |
| 158 | savelij | 29 | IF FPGAPAGE=1 |
| 69 | savelij | 30 | DD BLOK7*0X100+FPGA_PAGE |
| 31 | DW BLOKE-BLOK7 |
||
| 32 | binclude fpga.crc |
||
| 33 | DB "FPGA " |
||
| 80 | savelij | 34 | DW DATA_P7 |
| 158 | savelij | 35 | ENDIF |
| 69 | savelij | 36 | EHEADER |
| 37 | |||
| 158 | savelij | 38 | BLOK0 |
| 39 | IF LDPAGE=1 |
||
| 112 | savelij | 40 | binclude loader_ngs.rom |
| 158 | savelij | 41 | ENDIF |
| 42 | |||
| 43 | BLOK1 |
||
| 44 | IF MAINPAGE=1 |
||
| 112 | savelij | 45 | binclude neogs.rom |
| 158 | savelij | 46 | ENDIF |
| 47 | BLOK7 |
||
| 48 | IF FPGAPAGE=1 |
||
| 112 | savelij | 49 | binclude fpga.bin |
| 158 | savelij | 50 | ENDIF |
| 69 | savelij | 51 | BLOKE |