Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1186 | savelij | 1 | ifndef __stm8s007c8inc ; avoid multiple inclusion |
| 2 | __stm8s007c8inc equ 1 |
||
| 3 | |||
| 4 | save |
||
| 5 | listing off ; no listing over this file |
||
| 6 | |||
| 7 | ;**************************************************************************** |
||
| 8 | ;* * |
||
| 9 | ;* AS 1.42 - File REG007C8.INC * |
||
| 10 | ;* * |
||
| 11 | ;* contains SFR and Bit Definitions for STM8S007C8 * |
||
| 12 | ;* source: DS8633 Rev 6 * |
||
| 13 | ;* * |
||
| 14 | ;**************************************************************************** |
||
| 15 | |||
| 16 | ;---------------------------------------------------------------------------- |
||
| 17 | ; Memory Addresses |
||
| 18 | |||
| 19 | E2START label $4000 ; start address internal EEPROM |
||
| 20 | E2END label E2START+127 ; end " " " |
||
| 21 | |||
| 22 | FLASHSTART label $8000 ; start address internal Flash |
||
| 23 | |||
| 24 | BLSTART label $6000 ; start address boot loader |
||
| 25 | BLEND label $67ff ; end " " " |
||
| 26 | |||
| 27 | RAMSTART label $0000 ; start address internal RAM |
||
| 28 | RAMEND label $17ff ; end " " " |
||
| 29 | |||
| 30 | ;---------------------------------------------------------------------------- |
||
| 31 | ; Option Bytes |
||
| 32 | |||
| 33 | OPT0 label $4800 ; Read-out protection |
||
| 34 | ROP bfield OPT0,0,8 |
||
| 35 | OPT1 label $4801 ; User boot code |
||
| 36 | UBC bfield OPT1,0,8 |
||
| 37 | NOPT1 label $4802 |
||
| 38 | NUBC bfield NOPT1,0,8 |
||
| 39 | OPT2 label $4803 ; Alternate function remapping |
||
| 40 | AFR bfield OPT2,0,8 |
||
| 41 | NOPT2 label $4804 |
||
| 42 | NAFR bfield NOPT2,0,8 |
||
| 43 | OPT3 label $4805 ; Misc. option |
||
| 44 | LSI_EN bit OPT3,3 |
||
| 45 | IWDG_HW bit OPT3,2 |
||
| 46 | WWDG_HW bit OPT3,1 |
||
| 47 | WWDG_HALT bit OPT3,0 |
||
| 48 | NOPT3 label $4806 |
||
| 49 | NLSI_EN bit NOPT3,3 |
||
| 50 | NIWDG_HW bit NOPT3,2 |
||
| 51 | NWWDG_HW bit NOPT3,1 |
||
| 52 | NWWDG_HALT bit NOPT3,0 |
||
| 53 | OPT4 label $4807 ; Clock option |
||
| 54 | EXTCLK bit OPT4,3 |
||
| 55 | CKAWUSEL bit OPT4,2 |
||
| 56 | PRSC1 bit OPT4,1 |
||
| 57 | PRSC0 bit OPT4,0 |
||
| 58 | NOPT4 label $4808 |
||
| 59 | NEXTCLK bit NOPT4,3 |
||
| 60 | NCKAWUSEL bit NOPT4,2 |
||
| 61 | NPRSC1 bit NOPT4,1 |
||
| 62 | NPRSC0 bit NOPT4,0 |
||
| 63 | OPT5 label $4809 ; HSE clock startup |
||
| 64 | HSECNT bfield OPT5,0,8 |
||
| 65 | NOPT5 label $480a |
||
| 66 | NHSECNT bfield NOPT5,0,8 |
||
| 67 | OPT6 label $480b ; Reserved |
||
| 68 | NOPT6 label $480c |
||
| 69 | OPT7 label $480d ; Flash wait states |
||
| 70 | WAITSTATE bit OPT7,0 |
||
| 71 | NOPT7 label $480e |
||
| 72 | NWAITSTATE bit NOPT7,0 |
||
| 73 | OPTBL label $487e ; Boot Loader |
||
| 74 | BL bfield OPTBL,0,8 |
||
| 75 | NOPTBL label $487f |
||
| 76 | NBL bfield NOPTBL,0,8 |
||
| 77 | |||
| 78 | ;---------------------------------------------------------------------------- |
||
| 79 | ; Vectors |
||
| 80 | |||
| 81 | RESET_vect label $8000 ; Reset |
||
| 82 | TRAP_vect label $8004 ; Software interrupt |
||
| 83 | TLI_vect label $8008 ; External top level interrupt |
||
| 84 | AWU_vect label $800c ; Auto wake up from halt |
||
| 85 | CLK_vect label $8010 ; Clock controller |
||
| 86 | EXTI0_vect label $8014 ; Port A external interrupts |
||
| 87 | EXTI1_vect label $8018 ; Port B external interrupts |
||
| 88 | EXTI2_vect label $801c ; Port C external interrupts |
||
| 89 | EXTI3_vect label $8020 ; Port D external interrupts |
||
| 90 | EXTI4_vect label $8024 ; Port E external interrupts |
||
| 91 | SPI_vect label $8030 ; End of transfer |
||
| 92 | TIM1_vect label $8034 ; TIM1 update/overflow/underflow/trigger/break |
||
| 93 | TIM1_CAPT_vect label $8038 ; TIM1 capture/compare |
||
| 94 | TIM2_vect label $803c ; TIM2 update /overflow |
||
| 95 | TIM2_CAPT_vect label $8040 ; TIM2 capture/compare |
||
| 96 | TIM3_vect label $8044 |
||
| 97 | TIM3_CAPT_vect label $8048 |
||
| 98 | UART1_TX_vect label $804c ; Tx complete |
||
| 99 | UART1_RX_vect label $8050 ; Receive register DATA FULL |
||
| 100 | I2C_vect label $8054 ; I2C interrupt |
||
| 101 | UART3_TX_vect label $8058 ; Tx complete |
||
| 102 | UART3_RX_vect label $805c ; Receive register DATA FULL |
||
| 103 | ADC2_vect label $8060 ; ADC1 end of conversion/analog watchdog interrupt |
||
| 104 | TIM4_vect label $8064 ; TIM4 update/overflow |
||
| 105 | FLASH_vect label $8068 ; EOP/WR_PG_DIS |
||
| 106 | |||
| 107 | ;---------------------------------------------------------------------------- |
||
| 108 | ; GPIO |
||
| 109 | |||
| 110 | include "gpio.inc" |
||
| 111 | __defgpio "PA",$5000 |
||
| 112 | __defgpio "PB",$5005 |
||
| 113 | __defgpio "PC",$500a |
||
| 114 | __defgpio "PD",$500f |
||
| 115 | __defgpio "PE",$5014 |
||
| 116 | __defgpio "PF",$5019 |
||
| 117 | __defgpio "PG",$500e |
||
| 118 | __defgpio "PH",$5023 |
||
| 119 | __defgpio "PI",$5028 |
||
| 120 | |||
| 121 | ;---------------------------------------------------------------------------- |
||
| 122 | ; Flash |
||
| 123 | |||
| 124 | include "flash.inc" |
||
| 125 | __defflash $505a |
||
| 126 | |||
| 127 | ;---------------------------------------------------------------------------- |
||
| 128 | ; Interrupt Controller |
||
| 129 | |||
| 130 | include "itc.inc" |
||
| 131 | __defexti $50a0,6 |
||
| 132 | __defitc $7f70,30 |
||
| 133 | |||
| 134 | ;---------------------------------------------------------------------------- |
||
| 135 | ; Reset Controller |
||
| 136 | |||
| 137 | include "rst.inc" |
||
| 138 | __defrst $50b3 |
||
| 139 | |||
| 140 | ;---------------------------------------------------------------------------- |
||
| 141 | ; Clock Controller |
||
| 142 | |||
| 143 | include "clk.inc" |
||
| 144 | __defclk $50c0 |
||
| 145 | |||
| 146 | ;---------------------------------------------------------------------------- |
||
| 147 | ; Window Watchdog |
||
| 148 | |||
| 149 | include "wwdg.inc" |
||
| 150 | __defwwdg $50d1 |
||
| 151 | |||
| 152 | ;---------------------------------------------------------------------------- |
||
| 153 | ; Independent Watchdog |
||
| 154 | |||
| 155 | include "iwdg.inc" |
||
| 156 | __defiwdg $50e0 |
||
| 157 | |||
| 158 | ;---------------------------------------------------------------------------- |
||
| 159 | ; Beeper |
||
| 160 | |||
| 161 | include "beep.inc" |
||
| 162 | __defbeep $50f3 |
||
| 163 | |||
| 164 | ;---------------------------------------------------------------------------- |
||
| 165 | ; Serial Peripheral Interface |
||
| 166 | |||
| 167 | include "spi.inc" |
||
| 168 | __defspi $5200 |
||
| 169 | |||
| 170 | ;---------------------------------------------------------------------------- |
||
| 171 | ; I2C |
||
| 172 | |||
| 173 | include "i2c.inc" |
||
| 174 | __defi2c $5210 |
||
| 175 | |||
| 176 | ;---------------------------------------------------------------------------- |
||
| 177 | ; UART1 |
||
| 178 | |||
| 179 | include "uart1.inc" |
||
| 180 | __defusart1 "UART1",$5230 |
||
| 181 | |||
| 182 | ;---------------------------------------------------------------------------- |
||
| 183 | ; UART3 |
||
| 184 | |||
| 185 | include "uart3.inc" |
||
| 186 | __defusart3 "UART3",$5240 |
||
| 187 | |||
| 188 | ;---------------------------------------------------------------------------- |
||
| 189 | ; Timer 1 |
||
| 190 | |||
| 191 | include "tim1.inc" |
||
| 192 | __deftim1 $5250 |
||
| 193 | |||
| 194 | ;---------------------------------------------------------------------------- |
||
| 195 | ; Timer 2 |
||
| 196 | |||
| 197 | include "tim2.inc" |
||
| 198 | __deftim2 $5300,0 |
||
| 199 | |||
| 200 | ;---------------------------------------------------------------------------- |
||
| 201 | ; Timer 3 |
||
| 202 | |||
| 203 | include "tim3.inc" |
||
| 204 | __deftim3 $5320,0 |
||
| 205 | |||
| 206 | ;---------------------------------------------------------------------------- |
||
| 207 | ; Timer 4 |
||
| 208 | |||
| 209 | include "tim4.inc" |
||
| 210 | __deftim4 $5340,0 |
||
| 211 | |||
| 212 | ;---------------------------------------------------------------------------- |
||
| 213 | ; A/D Converter 1 |
||
| 214 | |||
| 215 | include "adc2.inc" |
||
| 216 | __defadc2 "ADC",,$5400 |
||
| 217 | |||
| 218 | ;---------------------------------------------------------------------------- |
||
| 219 | ; CPU |
||
| 220 | |||
| 221 | include "stm8/cpuregs.inc" |
||
| 222 | __defcpuregs $7f00 |
||
| 223 | |||
| 224 | ;---------------------------------------------------------------------------- |
||
| 225 | ; Single Wire Interface Module |
||
| 226 | |||
| 227 | include "stm8/swim.inc" |
||
| 228 | __defswim $7f80 |
||
| 229 | |||
| 230 | ;---------------------------------------------------------------------------- |
||
| 231 | ; Debug Module |
||
| 232 | |||
| 233 | include "stm8/dm.inc" |
||
| 234 | __defdm $7f90 |
||
| 235 | |||
| 236 | ;---------------------------------------------------------------------------- |
||
| 237 | ; AWU |
||
| 238 | |||
| 239 | include "awu.inc" |
||
| 240 | __defawu $50f0 |
||
| 241 | |||
| 242 | restore ; allow again |
||
| 243 | |||
| 244 | endif ; __stm8s007c8inc |