Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1186 | savelij | 1 | ifndef __stm8laesinc ; avoid multiple inclusion |
| 2 | __stm8laesinc equ 1 |
||
| 3 | |||
| 4 | save |
||
| 5 | listing off ; no listing over this file |
||
| 6 | |||
| 7 | ;**************************************************************************** |
||
| 8 | ;* * |
||
| 9 | ;* AS 1.42 - File AES.INC * |
||
| 10 | ;* * |
||
| 11 | ;* contains SFR and Bit Definitions for STM8L AES Unit * |
||
| 12 | ;* source: DocID15226 Rev 14 (RM0031) * |
||
| 13 | ;* * |
||
| 14 | ;**************************************************************************** |
||
| 15 | |||
| 16 | __defaes macro Base |
||
| 17 | AES_CR label Base+$00 ; AES control register |
||
| 18 | AES_DMAEN bit AES_CR,7 ; DMA enable |
||
| 19 | AES_ERRIE bit AES_CR,6 ; Error interrupt enable |
||
| 20 | AES_CCIE bit AES_CR,5 ; Computation complete interrupt enable |
||
| 21 | AES_ERRFC bit AES_CR,4 ; Error flags clear |
||
| 22 | AES_CCFC bit AES_CR,3 ; Computation complete flag clear |
||
| 23 | AES_MODE bfield AES_CR,1,2 ; AES mode of operation |
||
| 24 | AES_EN bit AES_CR,0 ; Enable |
||
| 25 | AES_SR label Base+$01 ; AES status register |
||
| 26 | AES_WRERR bit AES_SR,2 ; Write error flag |
||
| 27 | AES_RDERR bit AES_SR,1 ; Read error flag |
||
| 28 | AES_CCF bit AES_SR,0 ; Computation complete flag |
||
| 29 | AES_DINR label Base+$02 ; AES data input register |
||
| 30 | AES_DOUTR label Base+$03 ; AES data output register |
||
| 31 | endm |
||
| 32 | |||
| 33 | restore |
||
| 34 | endif ; __stm8laesinc |