Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1126 | savelij | 1 | ifndef __st7i2cinc ; avoid multiple inclusion |
| 2 | __st7i2cinc equ 1 |
||
| 3 | |||
| 4 | save |
||
| 5 | listing off ; no listing over this file |
||
| 6 | |||
| 7 | ;**************************************************************************** |
||
| 8 | ;* * |
||
| 9 | ;* AS 1.42 - File I2C.INC * |
||
| 10 | ;* * |
||
| 11 | ;* contains SFR and Bit Definitions for ST7 I2C * |
||
| 12 | ;* * |
||
| 13 | ;**************************************************************************** |
||
| 14 | |||
| 15 | __defi2c macro Base |
||
| 16 | I2CCR label Base+$00 ; Control Register |
||
| 17 | PE bit I2CCR,5 ; Peripheral enable |
||
| 18 | ENGC bit I2CCR,4 ; Enable General Call |
||
| 19 | START bit I2CCR,3 ; Generation of a Start condition |
||
| 20 | ACK bit I2CCR,2 ; Acknowledge enable |
||
| 21 | STOP bit I2CCR,1 ; Generation of a Stop condition |
||
| 22 | ITE bit I2CCR,0 ; Interrupt enable |
||
| 23 | I2CSR1 label Base+$01 ; Status Register 1 |
||
| 24 | EVF bit I2CSR1,7 ; Event flag |
||
| 25 | ADD10 bit I2CSR1,6 ; 10-bit addressing in Master mode |
||
| 26 | TRA bit I2CSR1,5 ; Transmitter/Receiver |
||
| 27 | BUSY bit I2CSR1,4 ; Bus busy |
||
| 28 | BTF bit I2CSR1,3 ; Byte transfer finished |
||
| 29 | ADSL bit I2CSR1,2 ; Address matched (Slave mode) |
||
| 30 | M_SL bit I2CSR1,1 ; Master/Slave |
||
| 31 | SB bit I2CSR1,0 ; Start bit (Master mode) |
||
| 32 | I2CSR2 label Base+$02 ; Status Register 2 |
||
| 33 | AF bit I2CSR2,4 ; Acknowledge failure |
||
| 34 | STOPF bit I2CSR2,3 ; Stop detection (Slave mode) |
||
| 35 | ARLO bit I2CSR2,2 ; Arbitration lost |
||
| 36 | BERR bit I2CSR2,1 ; Bus error |
||
| 37 | GCAL bit I2CSR2,0 ; General Call (Slave mode) |
||
| 38 | I2CCCR label Base+$03 ; Clock Control Register |
||
| 39 | FM_SM bit I2CCCR,7 ; Fast/Standard I2C mode |
||
| 40 | I2COAR1 label Base+$04 ; Own Address Register 1 |
||
| 41 | I2COAR2 label Base+$05 ; Own Address Register 2 |
||
| 42 | FR bfield I2COAR2,6,2 ; Frequency bits |
||
| 43 | I2CDR label Base+$06 ; Data Register |
||
| 44 | endm |
||
| 45 | |||
| 46 | restore |
||
| 47 | endif ; __st7i2cinc |