Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1126 | savelij | 1 | ifndef __spi2inc ; avoid multiple inclusion |
| 2 | __spi2inc equ 1 |
||
| 3 | |||
| 4 | save |
||
| 5 | listing off ; no listing over this file |
||
| 6 | |||
| 7 | ;**************************************************************************** |
||
| 8 | ;* * |
||
| 9 | ;* AS 1.42 - File SPI2.INC * |
||
| 10 | ;* * |
||
| 11 | ;* Contains SFR and Bit Definitions for ST62xx more complex * |
||
| 12 | ;* Serial Peripheral Interface * |
||
| 13 | ;* * |
||
| 14 | ;**************************************************************************** |
||
| 15 | |||
| 16 | DIV sfr 0e1h ; SPI Divider |
||
| 17 | SPINT bit 7,DIV ; Interrupt Flag |
||
| 18 | SPDIV bfield DIV,3,4 ; Burst Mode Bit Clock Period Selection |
||
| 19 | CD bfield DIV,0,3 ; Base/Bit Clock Rate Selection |
||
| 20 | SPIDSR sfr 0e0h ; SPI Data/Shift Register |
||
| 21 | MOD sfr 0e2h ; SPI Mode Register |
||
| 22 | SPRUN bit 7,MOD ; SPI Run |
||
| 23 | SPIE bit 6,MOD ; SPI Interrupt Enable |
||
| 24 | CPHA bit 5,MOD ; Clock Phase Selection |
||
| 25 | SPCLK bit 4,MOD ; Base Clock Selection |
||
| 26 | SPIN bit 3,MOD ; Input Selection |
||
| 27 | SPSTRT bit 2,MOD ; Start Selection |
||
| 28 | EFILT bit 1,MOD ; Enable Filters |
||
| 29 | CPOL bit 0,MOD ; Clock Polarity |
||
| 30 | MISCR sfr 0ddh ; Miscellaneous Register |
||
| 31 | D0 bit 0,MISCR ; Selects the Sout Pin as the SPI Output Line |
||
| 32 | |||
| 33 | restore |
||
| 34 | endif ; __spi2inc |
||
| 35 | |||
| 36 |