Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1126 | savelij | 1 | ifndef __reg6253inc ; avoid multiple inclusion |
| 2 | __reg6253inc equ 1 |
||
| 3 | |||
| 4 | save |
||
| 5 | listing off ; no listing over this file |
||
| 6 | |||
| 7 | ;**************************************************************************** |
||
| 8 | ;* * |
||
| 9 | ;* AS 1.42 - File REG6253.INC * |
||
| 10 | ;* * |
||
| 11 | ;* contains SFR and Bit Definitions for ST6253/6260/6263 * |
||
| 12 | ;* * |
||
| 13 | ;* Source: ST62T53C/T60C/T63C, ST62E60C Data Sheet, Rev. 2.8, July 2001 * |
||
| 14 | ;* * |
||
| 15 | ;**************************************************************************** |
||
| 16 | |||
| 17 | ;---------------------------------------------------------------------------- |
||
| 18 | ; Memory Addresses |
||
| 19 | |||
| 20 | |||
| 21 | RAMSTART sfr 000h ; Start Address Internal RAM |
||
| 22 | ; area 00h..3fh maps to one RAM bank |
||
| 23 | ; area 40h..7fh is ROM read window |
||
| 24 | RAMEND sfr 0bfh ; End Address Internal RAM |
||
| 25 | |||
| 26 | switch MOMCPUNAME |
||
| 27 | case "ST6253" |
||
| 28 | case "ST6260" |
||
| 29 | EESTART sfr 0000h ; Start Address EEPROM (two banks shared with RAM) |
||
| 30 | EEEND sfr 003fh ; End " " |
||
| 31 | case "ST6263" |
||
| 32 | EESTART sfr 0000h ; Start Address EEPROM (one bank shared with RAM) |
||
| 33 | EEEND sfr 003fh ; End " " |
||
| 34 | elsecase |
||
| 35 | fatal "Huh?" |
||
| 36 | endcase |
||
| 37 | |||
| 38 | segment code |
||
| 39 | |||
| 40 | ROMSTART label 0880h ; Start Address Internal ROM |
||
| 41 | ROMEND label 0fffh ; End " " ROM |
||
| 42 | |||
| 43 | ;---------------------------------------------------------------------------- |
||
| 44 | ; Interrupt Vectors |
||
| 45 | |||
| 46 | ADC_vect label 0ff0h ; A/D End Of Conversion, shared with... |
||
| 47 | TIMER_vect label 0ff0h ; Timer Underflow |
||
| 48 | ARTIMER_vect label 0ff2h ; AR Timer Overflow/Compare |
||
| 49 | PORTC_vect label 0ff4h ; Ext. Interrupt Port C, shared with... |
||
| 50 | SPI_vect label 0ff4h ; SPI Interrupt |
||
| 51 | PORTA_vect label 0ff6h ; Ext. Interrupt Port A, shared with... |
||
| 52 | PORTB_vect label 0ff6h ; Ext. Interrupt Port B |
||
| 53 | NMI_vect label 0ffch ; Non Maskable Interrupt |
||
| 54 | RESET_vect label 0ffeh ; RESET |
||
| 55 | |||
| 56 | ;---------------------------------------------------------------------------- |
||
| 57 | ; GPIO |
||
| 58 | |||
| 59 | include "gpio.inc" |
||
| 60 | __defgpio "A",0c0h |
||
| 61 | __defgpio "B",0c1h |
||
| 62 | __defgpio "C",0c2h |
||
| 63 | |||
| 64 | ;---------------------------------------------------------------------------- |
||
| 65 | ; CPU |
||
| 66 | |||
| 67 | include "ior.inc" |
||
| 68 | |||
| 69 | DRBR sfr 0e8h ; Data RAM Bank Register |
||
| 70 | DRBR4 bit 4,DRBR ; Map RAM Page 2 |
||
| 71 | ifdef EESTART |
||
| 72 | if MOMCPUNAME="ST6260" |
||
| 73 | DRBR1 bit 4,DRBR ; Map EEPROM Page 1 |
||
| 74 | endif |
||
| 75 | DRBR0 bit 0,DRBR ; Map EEPROM Page 0 |
||
| 76 | endif |
||
| 77 | |||
| 78 | ifdef EESTART |
||
| 79 | EECTL sfr 0eah ; EEPROM Control Register |
||
| 80 | E2OFF bit 6,EECTL ; Stand-by Enable Bit |
||
| 81 | E2PAR1 bit 3,EECTL ; Parallel Start Bit |
||
| 82 | E2PAR2 bit 2,EECTL ; Parallel Mode En |
||
| 83 | E2BUSY bit 1,EECTL ; EEPROM Busy Bit |
||
| 84 | E2ENA bit 0,EECTL ; EEPROM Enable Bit |
||
| 85 | endif |
||
| 86 | |||
| 87 | OSCCTL sfr 0dch ; Oscillator Control |
||
| 88 | RS bfield OSCCTL,0,2 ; Division Ratio |
||
| 89 | |||
| 90 | ;---------------------------------------------------------------------------- |
||
| 91 | ; Watchdog |
||
| 92 | |||
| 93 | include "wdg.inc" |
||
| 94 | DWDR sfr WDGR ; alternate name in older data sheets |
||
| 95 | |||
| 96 | ;---------------------------------------------------------------------------- |
||
| 97 | ; Analog/Digital Converter |
||
| 98 | |||
| 99 | include "adc.inc" |
||
| 100 | OSCOFF bit 2,ADCR ; Disable Main Oscillator |
||
| 101 | |||
| 102 | ;---------------------------------------------------------------------------- |
||
| 103 | ; Timer |
||
| 104 | |||
| 105 | include "timer.inc" |
||
| 106 | __deftimer 0d2h,"" |
||
| 107 | |||
| 108 | ;---------------------------------------------------------------------------- |
||
| 109 | ; AR Timer |
||
| 110 | |||
| 111 | include "artimer.inc" |
||
| 112 | __defartimer 0d0h |
||
| 113 | |||
| 114 | ;---------------------------------------------------------------------------- |
||
| 115 | ; SPI |
||
| 116 | |||
| 117 | include "spi2.inc" |
||
| 118 | |||
| 119 | restore |
||
| 120 | endif ; __reg6253inc |