Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 678 | savelij | 1 | |
| 2 | ;LAST UPDATE: 10.09.2014 savelij |
||
| 3 | |||
| 4 | IREG_E EQU ADR_RST8END-0X50 ;1 |
||
| 5 | IREG_D EQU IREG_E+1 ;1 |
||
| 6 | IREG_L EQU IREG_D+1 ;1 |
||
| 7 | IREG_H EQU IREG_L+1 ;1 |
||
| 8 | DOS_STEK EQU IREG_H+1 ;2 |
||
| 9 | BYTE_DRIVE EQU DOS_STEK+2 ;1 // |
||
| 10 | WR_1F EQU BYTE_DRIVE+1 ;1 1F ( ) |
||
| 11 | RD_1F EQU WR_1F+1 ;1 1F |
||
| 12 | PORT_3F EQU RD_1F+1 ;1 3F |
||
| 13 | PORT_5F EQU PORT_3F+1 ;1 5F |
||
| 14 | PORT_7F EQU PORT_5F+1 ;1 7F |
||
| 15 | WR_FF EQU PORT_7F+1 ;1 FF |
||
| 16 | RD_FF EQU WR_FF+1 ;1 FF |
||
| 17 | BUFF_SECT EQU RD_FF+1 ;2 / |
||
| 18 | ADDR_RET EQU BUFF_SECT+2 ;2 |
||
| 19 | REG_IF EQU ADDR_RET+2 ;1 |
||
| 20 | REG_I EQU REG_IF+1 ;1 |
||
| 21 | REG_C EQU REG_I+1 ;1 |
||
| 22 | REG_B EQU REG_C+1 ;1 |
||
| 23 | REG_F EQU REG_B+1 ;1 |
||
| 24 | REG_A EQU REG_F+1 ;1 |
||
| 25 | REG_L EQU REG_A+1 ;1 / |
||
| 26 | REG_H EQU REG_L+1 ;1 |
||
| 27 | WR_BF EQU REG_H+1 ;1 |
||
| 28 | WR_77 EQU WR_BF+1 ;1 |
||
| 29 | WR_EFF7 EQU WR_77+1 ;1 |
||
| 30 | WR_7FFD EQU WR_EFF7+1 ;1 |
||
| 31 | WR_DOS7FFD EQU WR_7FFD+1 ;1 |
||
| 32 | WR_RAMNROM EQU WR_DOS7FFD+1 ;1 |
||
| 33 | WR_1WINA3 EQU WR_RAMNROM+1 ;1 |
||
| 34 | WR_1WINA2 EQU WR_1WINA3+1 ;1 |
||
| 35 | WR_1WINA1 EQU WR_1WINA2+1 ;1 |
||
| 36 | WR_1WINA0 EQU WR_1WINA1+1 ;1 |
||
| 37 | WR_0WINA3 EQU WR_1WINA0+1 ;1 |
||
| 38 | WR_0WINA2 EQU WR_0WINA3+1 ;1 |
||
| 39 | WR_0WINA1 EQU WR_0WINA2+1 ;1 |
||
| 40 | WR_0WINA0 EQU WR_0WINA1+1 ;1 |
||
| 41 | BB_CPU1 EQU WR_0WINA0+1 ;1 CPU1 |
||
| 42 | BP_CPU1 EQU BB_CPU1+1 ;1 CPU1 |
||
| 43 | BB_CPU2 EQU BP_CPU1+1 ;1 CPU2 |
||
| 44 | BP_CPU2 EQU BB_CPU2+1 ;1 CPU2 |
||
| 45 | MINT_STACK EQU BP_CPU2+1 ;2 |
||
| 46 | TEK_ROMPAGE EQU MINT_STACK+2 ;1 |
||
| 47 | MASK_MNT_DRV EQU TEK_ROMPAGE+1 ;1 |
||
| 48 | MASK_WRK_DRV EQU MASK_MNT_DRV+1 ;1 |
||
| 49 | TEMP_SP EQU MASK_WRK_DRV+1 ;2 |
||
| 50 | SAVED_RAM EQU TEMP_SP+2 ;10 |
||
| 51 | END_VARS |