Rev 1062 | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1050 | lvd | 1 | // ZX-Evo SDLoad Configuration (c) NedoPC 2023 |
| 2 | // |
||
| 3 | // top module for video output. |
||
| 4 | |||
| 5 | /* |
||
| 6 | This file is part of ZX-Evo Base Configuration firmware. |
||
| 7 | |||
| 8 | ZX-Evo Base Configuration firmware is free software: |
||
| 9 | you can redistribute it and/or modify it under the terms of |
||
| 10 | the GNU General Public License as published by |
||
| 11 | the Free Software Foundation, either version 3 of the License, or |
||
| 12 | (at your option) any later version. |
||
| 13 | |||
| 14 | ZX-Evo Base Configuration firmware is distributed in the hope that |
||
| 15 | it will be useful, but WITHOUT ANY WARRANTY; without even |
||
| 16 | the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
||
| 17 | See the GNU General Public License for more details. |
||
| 18 | |||
| 19 | You should have received a copy of the GNU General Public License |
||
| 20 | along with ZX-Evo Base Configuration firmware. |
||
| 21 | If not, see <http://www.gnu.org/licenses/>. |
||
| 22 | */ |
||
| 23 | |||
| 24 | module video_top |
||
| 25 | ( |
||
| 26 | input wire fclk, |
||
| 27 | input wire rst_n, |
||
| 28 | |||
| 29 | // config inputs |
||
| 30 | input wire vga_on, |
||
| 31 | |||
| 32 | // data write iface |
||
| 33 | /* TODO */ |
||
| 34 | |||
| 35 | // video output |
||
| 36 | output wire vsync, |
||
| 37 | output wire hsync, |
||
| 38 | output wire csync, |
||
| 39 | output wire [1:0] red, |
||
| 40 | output wire [1:0] grn, |
||
| 41 | output wire [1:0] blu |
||
| 42 | ); |
||
| 43 | |||
| 1061 | lvd | 44 | |
| 45 | wire pix_stb; |
||
| 46 | |||
| 47 | wire i_hsync, i_vsync, |
||
| 48 | i_hpix, i_vpix; |
||
| 49 | |||
| 50 | wire v_init, h_init, |
||
| 1064 | lvd | 51 | h_step, h_char; |
| 1061 | lvd | 52 | |
| 53 | |||
| 54 | |||
| 55 | |||
| 56 | video_sync video_sync |
||
| 57 | ( |
||
| 1062 | lvd | 58 | .clk (fclk ), |
| 1061 | lvd | 59 | .rst_n(rst_n), |
| 60 | |||
| 61 | .vga_on ( vga_on), |
||
| 62 | .hsync_polarity(~vga_on), |
||
| 63 | .vsync_polarity(~vga_on), |
||
| 64 | |||
| 65 | .pix_stb(pix_stb), |
||
| 66 | |||
| 67 | .i_hsync(i_hsync), |
||
| 68 | .i_vsync(i_vsync), |
||
| 69 | .i_hpix (i_hpix ), |
||
| 70 | .i_vpix (i_vpix ), |
||
| 71 | |||
| 72 | .v_init(v_init), |
||
| 73 | .h_init(h_init), |
||
| 1064 | lvd | 74 | .h_step(h_step), |
| 75 | .h_char(h_char) |
||
| 1061 | lvd | 76 | ); |
| 77 | |||
| 78 | |||
| 79 | |||
| 80 | |||
| 81 | |||
| 1050 | lvd | 82 | endmodule |
| 83 |